2 × 12A Digital Dual Output MicroDLynx[™]: Non-Isolated DC-DC Power

Modules


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current





Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



Description

The 2 × 12A Digital Dual MicroDlynxTM power modules are non-isolated dc-dc converters that can deliver up to 2 × 12A of output current. These modules operate over a wide range of input voltage (V_{IN} = 4.5Vdc-14.4Vdc) and provide precisely regulated output voltages from 0.51Vdc to 5.5Vdc, programmable via an external resistor and PMBus control. Features include a digital interface using the PMBus protocol, remote On/Off, adjustable output voltage, over current and over temperature protection. The PMBus interface supports a range of commands to both control and monitor the module. The module also includes the Tunable LoopTM feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

* UL is a registered trademark of Underwriters Laboratories, Inc.

- ⁺ CSA is a registered trademark of Canadian Standards Association.
- * VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

** ISO is a registered trademark of the International Organization of Standards

[#] The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)



Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compatible in a Pb-free or SnPb reflow environment
- Compliant to REACH Directive (EC) No 1907/2006
- Compliant to IPC-9592 (September 2008), Category 2, Class II
- Wide Input voltage range (4.5Vdc-14.4Vdc)
- Each Output voltage programmable from 0.6Vdc to 5.5Vdc via external resistor. Digitally adjustable down to 0.51Vdc
- Small size: 20.32 mm x 11.43 mm x 8.5 mm (0.8 in x 0.45 in x 0.335 in)
- Wide operating temperature range -40°C to 85°C
- Digital interface through the PMBus^{TM #} protocol
- Tunable Loop[™] to optimize dynamic output voltage response
- Power Good signal for each output
- Fixed switching frequency with capability of external synchronization
- 180° Out-of-phase to reduce input ripple
- Output overcurrent protection (non-latching)
- Output Overvoltage protection
- Over temperature protection
- Remote On/Off
- Ability to sink and source current
- Start up into Pre-biased output
- Cost efficient open frame design
- ANSI/UL* 62368-1 and CAN/CSA⁺ C22.2 No. 62368-1 Recognized, DIN VDE[‡] 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- ISO** 9001 and ISO 14001 certified manufacturing facilities

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

| Parameter | Device | Symbol | Min | Max | Unit |
|--------------------------------------|--------|---------------------------------------|------|-----|------|
| Input Voltage | All | V_{IN1} and V_{IN2} | -0.3 | 15 | V |
| Continuous | | | | | |
| VS+1, VS+2, SMBALERT# | All | | -0.3 | 7 | V |
| CLK, DATA, SYNC, | All | | -0.3 | 3.6 | V |
| Operating Ambient Temperature | All | TA | -40 | 85 | °C |
| (see Thermal Considerations section) | | | | | |
| Storage Temperature | All | T _{stg} | -55 | 125 | °C |

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|---|------------------------------|--|-----|-----|------|------------------|
| Operating Input Voltage | All | V_{IN1} and V_{IN2} | 4.5 | _ | 14.4 | Vdc |
| Maximum Input Current | All | I _{IN1,max &} I _{IN2,max} | | | 23 | Adc |
| (V _{IN} =4.5V to 14.4V, I _O =I _{O, max}) | | | | | | |
| Input No Load Current | V _{O,set} = 0.6 Vdc | I _{IN1,No} load & | | 72 | | mA |
| (V_{IN} = 12Vdc, I_0 = 0, module enabled) | V _{0,set} = 5.5Vdc | I _{IN,1No load} & I _{IN2,No load} | | 210 | | mA |
| Input Stand-by Current (V _{IN} = 12Vdc, module disabled) | All | I _{IN1,stand-by} & I _{IN2,stand-by} | | 14 | | mA |
| Inrush Transient | All | $I_1^2 t \& I_2^2 t$ | | | 1 | A ² s |
| Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1µH source impedance; V_{IN} =4.5 to 14V, I_0 = I_{Omax} ; See Test Configurations) | All | Both Inputs | | 25 | | mAp-p |
| Input Ripple Rejection (120Hz) | All | Both Inputs | | -68 | | dB |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Electrical Specifications (continued)

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|---|------------------------------|---|------|-----|----------|-----------------------|
| Output Voltage Set-point (with 0.1% tolerance for external resistor used to set output voltage) | All | VO1, set & VO2, set | -1.0 | | +1.0 | % VO, set |
| Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life) | All | Vo1, set & VO2, set | -3.0 | | +3.0 | % VO, set |
| Adjustment Range (selected by an external resistor) (Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section) *0.51V possible through PMBus command | All | VO1 & VO2 | 0.6* | | 5.5 | Vdc |
| PMBus Adjustable Output Voltage Range | All | V ₀₁ ,adj, V ₀₂ ,adj | -15 | 0 | +10 | %V _{O,set} |
| PMBus Output Voltage Adjustment Step Size | All | Both outputs | 0.4 | | | %V _{0,set} |
| Remote Sense Range | All | Both outputs | | | 0.5 | Vdc |
| Output Regulation (for $V_0 \ge 2.5 Vdc$) | | Both Outputs | | | | |
| Line (V _{IN} =V _{IN, min} to V _{IN, max}) | All | Both Outputs | | | +0.4 | % V _{O, set} |
| Load (Io=Io, min to Io, max) | All | Both Outputs | | | 10 | mV |
| Output Regulation (for $V_0 < 2.5 Vdc$) | | | | | | |
| Line (V _{IN} =V _{IN, min} to V _{IN, max}) | All | Both Outputs | | | 5 | mV |
| Load ($I_0=I_{0, min}$ to $I_{0, max}$) | All | Both Outputs | | | 10 | mV |
| Temperature ($T_{ref}=T_{A, min}$ to $T_{A, max}$) | All | Both Outputs | | _ | 0.4 | % V _{O, set} |
| Output Ripple and Noise on nominal output at 25°C | | | | | | |
| (V_IN=V_IN, nom and I_0=I_0, min to I_0, max Co = 2×0.1 + 2×47uF per output) | | | | | | |
| Peak-to-Peak (5Hz to 20MHz bandwidth) | All | | _ | 50 | 100 | $mV_{pk\text{-}pk}$ |
| RMS (5Hz to 20MHz bandwidth) | All | | | 20 | 38 | mV _{rms} |
| External Capacitance ¹ | | | | | | |
| Without the Tunable Loop™ | | | | | | |
| ESR≥1 mΩ | All | C _{O, max} | 2×47 | _ | 2×47 | μF |
| With the Tunable Loop™ | | | | | | |
| $\text{ESR} \ge 0.15 \text{ m}\Omega$ | All | C _{O, max} | | | 1000 | μF |
| ESR ≥ 10 mΩ | All | C _{O, max} | | _ | 5000 | μF |
| Output Current (in either sink or source mode) | All | lo | 0 | | 12x2 | Adc |
| Output Current Limit Inception (Hiccup Mode) (current limit does not operate in sink mode) | All | I _{O, lim} | | 150 | | % I _{o,max} |
| Output Short-Circuit Current | All | 1 _{01, s/c} , 1 _{01, s/c} | | 6 | | Arms |
| (V₀≤250mV) (Hiccup Mode) | | | | | | |
| Efficiency | V _{O,set} = 0.6Vdc | η 1, η 2 | | 79 | | % |
| V _{IN} = 12Vdc, T _A =25°C | V _{o, set} = 1.2Vdc | η 1, η 2 | | 88 | | % |
| I_0=I_0, max , V_0= V_0,set | V _{0,set} = 1.8Vdc | η 1, η 2 | | 91 | | % |
| | V _{0,set} = 2.5Vdc | η 1, η 2 | | 93 | | % |
| | V _{0, set} = 3.3Vdc | η 1, η 2 | | 94 | | % |
| | V _{0,set} = 5.0Vdc | η 1, η 2 | | 95 | | % |
| Switching Frequency | All | f _{sw} | | 500 | <u> </u> | kHz |

¹ External capacitors may require using the new Tunable Loop[™] feature to ensure that the module is stable as well as getting the best transient response. See the Tunable Loop[™] section for details.

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Electrical Specifications (continued)

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|--|--------|----------|-----|------|-----|------|
| Frequency Synchronization | All | | | | | |
| Synch Frequency (2 x f _{switch}) | | | | 1000 | | kHz |
| Synchronization Frequency Range | All | | -5% | | +5% | kHz |
| High-Level Input Voltage | All | VIH | 2.0 | | | V |
| Low-Level Input Voltage | All | VIL | | | 0.4 | V |
| Minimum Pulse Width, SYNC | All | tSYNC | 100 | | | ns |
| Maximum SYNC rise time | All | tSYNC_SH | | | 100 | ns |

General Specifications

| Parameter | Device | Min | Тур | Max | Unit |
|---|--------|-----|------------|-----|---------|
| Calculated MTBF (I_0=0.8I_{0, max}, T_A=40 °C) Telecordia Issue 3 Method 1 Case 3 | All | | 75,767,425 | | Hours |
| Weight | | | 4.5 (0.16) | _ | g (oz.) |

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

| Parameter | Device | Symbol | Min | Тур | Max | Unit |
|--|--------|-----------------------------|------|-----|----------------------|-----------------------|
| On/Off Signal Interface | | | | | | |
| (V_IN=V_IN, min to V_IN, max; open collector or equivalent, | | | | | | |
| Signal referenced to GND) | | | | | | |
| Device Code with no suffix – Negative Logic (See Ordering Information) | | | | | | |
| (On/OFF pin is open collector/drain logic input with | | | | | | |
| external pull-up resistor; signal referenced to GND) | | | | | | |
| Logic High (Module OFF) | | | | | | |
| Input High Current | All | Іін1, Іін2 | - | - | 1 | mA |
| Input High Voltage | All | Vih1, Vih2 | 2 | - | $V_{\text{IN, max}}$ | Vdc |
| Logic Low (Module ON) | | | | | | |
| Input low Current | All | Iil1, Iil2 | - | - | 20 | μΑ |
| Input Low Voltage | All | VIL1, VIL2 | -0.2 | | 0.6 | Vdc |
| Turn-On Delay and Rise Times | | | | | | |
| (V_IN=V_IN, nom, $I_O=I_{O,max,}V_O$ to within ±1% of steady state) | | | | | | |
| Case 1: On/Off input is enabled and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until $V_0 = 10\%$ of V_0 , set) | All | Tdelay1 <i>,</i> Tdelay2 | _ | 2 | _ | msec |
| Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off is enabled until Vo = 10% of Vo, set) | All | Tdelay1 <i>,</i> Tdelay2 | _ | 800 | _ | µsec |
| Output voltage Rise time (time for V₀ to rise from 10% of Vo, set to 90% of Vo, set) | All | Trise1, Trise2 | - | 6 | _ | msec |
| Output voltage overshoot ($T_A = 25^{\circ}C$ $V_{IN} = V_{IN, min}$ to $V_{IN, max}$, $I_O = I_{O, min}$ to $I_{O, max}$) With or without maximum external capacitance | | Both Outputs | | | 3.0 | % V _{O, set} |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Feature Specifications (cont.)

| Parameter | Device | Symbol | Min | Тур | Max | Units |
|---|--------|------------------|------|--------|------|----------------------|
| Over Temperature Protection (See Thermal Considerations section) | All | T _{ref} | | 135 | | °C |
| PMBus Over Temperature Warning Threshold* | All | Twarn | | 125 | | °C |
| Input Undervoltage Lockout | | | | | | |
| Turn-on Threshold | All | Both Inputs | | | 4.5 | Vdc |
| Turn-off Threshold | All | Both Inputs | | | 4.25 | Vdc |
| Hysteresis | All | Both Inputs | 0.15 | 0.2 | | Vdc |
| PMBus Adjustable Input Under Voltage Lockout Thresholds | All | Both Inputs | 4 | | 14 | Vdc |
| Resolution of Adjustable Input Under Voltage Threshold | All | Both Inputs | | | 250 | mV |
| PGOOD (Power Good) | | | | | | |
| Signal Interface Open Drain, $V_{\text{supply}} \leq 5 \text{VDC}$ | | | | | | |
| Overvoltage threshold for PGOOD ON | All | Both Outputs | | 108.33 | | %V₀, set |
| Overvoltage threshold for PGOOD OFF | All | Both Outputs | | 112.5 | | %V₀, set |
| Undervoltage threshold for PGOOD ON | All | Both Outputs | | 91.67 | | %V₀, set |
| Undervoltage threshold for PGOOD OFF | All | Both Outputs | | 87.5 | | %V _{O, set} |
| Pulldown resistance of PGOOD pin | All | Both Outputs | | 40 | 70 | Ω |
| Sink current capability into PGOOD pin | All | Both Outputs | | | 5 | mA |

* Over temperature Warning – Warning may not activate before alarm and unit may shutdown before warning

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Digital Interface Specifications


Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.


| Parameter | Conditions | Symbol | Min | Тур | Max | Unit |
|--|------------------------|-----------------------|------------|-----|------|------|
| PMBus Signal Interface Characteristics | | | | | | |
| Input High Voltage (CLK, DATA) | | Vih | 2.1 | | | V |
| Input Low Voltage (CLK, DATA) | | VIL | | | 0.8 | V |
| Input high level current (CLK, DATA) | | Ін | -10 | | 10 | μΑ |
| Input low level current (CLK, DATA) | | IIL | -10 | | 10 | mA |
| Output Low Voltage (CLK, DATA, SMBALERT#) | I _{OUT} =2mA | Vol | | | 0.4? | V |
| Output high level open drain leakage current (DATA, SMBALERT#) | V _{OUT} =3.6V | Іон | 0 | | 10 | μΑ |
| Pin capacitance | | Co | | 0 | 1 | pF |
| PMBus Operating frequency range | Slave Mode | Fрмв | 10 | | 400 | kHz |
| Data hold time | Receive Mode | t hd:dat | 0 | | | ns |
| Data setup time | | tsu:dat | 300 250 | | | ns |
| Measurement System Characteristics | | | | | | |
| Output current measurement range | | I _{RNG} | 0 | | 18 | А |
| Output current measurement gain accuracy (at 25°C) | | I _{ACC} | | | ±1 | А |
| V _{OUT} measurement range | | V _{OUT(rng)} | 0.5 | | 5.8 | v |
| V _{OUT} measurement accuracy | | | -2 | | 2 | % |


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Characteristic Curves

The following figures provide typical characteristics for the 2 × 12A Digital Dual MicroDlynx[™] at 0.6Vo and 25°C.







TIME, t (1µs/div)

Figure 3. Typical output ripple and noise (C_0 = 2×0.1uF+2×47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max,).







Figure 5. Typical Start-up Using On/Off Voltage (Vin=12V, Io = Io1,max, Io2,max,).



AMBIENT TEMPERATURE, T_A ^OC





TIME, t (20µs /div)

Figure 4. Transient Response to Dynamic Load Change from 50% to 100% on one output at 12Vin, Cout=2x47uF+7x330uF, CTune=12nF. RTune= 300Ω





Figure 6. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max,).


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Characteristic Curves

The following figures provide typical characteristics for the 2 × 12A Digital Dual MicroDlynx[™] at 1.2Vo and 25°C.








TIME, t (1µs/div)

Figure 9. Typical output ripple and noise (C_0 = 2×0.1uF+2×47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max).



TIME, t (2ms/div)

Figure 1. Typical Start-up Using On/Off Voltage (ViN = 12V, $I_0 = I_{01,max}$, $I_{02,max}$).







Figure 8. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)





TIME, t (2ms/div)

Figure 12. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max).

OUTPUT CURRENT, Io (A)


OUTPUT VOLTAGE

OUTPUT CURRENT,


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Characteristic Curves

The following figures provide typical characteristics for the 2 × 12A Digital Dual MicroDlynx[™] at 1.8Vo and 25°C.









TIME, t (1µs/div)

Figure 15. Typical output ripple and noise (C_0 = 2×0.1uF+2×47uF ceramic, VIN = 12V, I₀ = I_{01,max}, I_{02,max}).





TIME, t (2ms/div)

Figure 17. Typical Start-up Using On/Off Voltage (V_{IN} = 12V, I_0 = $I_{01,max}$, $I_{02,max}$).




AMBIENT TEMPERATURE, T_A ^OC





TIME, t (20µs /div)

Figure 16. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout = 3x47uF+2x330uF, CTune = 1800pF & RTune = 300Ω




TIME, t (2ms/div)

Figure 18. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max).


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Characteristic Curves

The following figures provide typical characteristics for the 2 × 12A Digital Dual MicroDlynx[™] at 2.5Vo and 25°C.







TIME, t (1µs/div)

Figure 21. Typical output ripple and noise (C_0 = 2x0.1uF+2x47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max).




Figure 23. Typical Start-up Using On/Off Voltage (VIN = 12V, Io = Io1,max, Io2,max).






Figure 20. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (20µs /div)

Figure 22. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout=3x47uF+2x330uF, CTune=1500pF & RTune = 300Ω




TIME, t (2ms/div)


Figure 24. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max).


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Characteristic Curves

The following figures provide typical characteristics for the 2 × 12A Digital Dual MicroDlynx[™] at 3.3Vo and 25°C.









TIME, t (1µs/div)

Figure 27. Typical output ripple and noise (C_0 = 2x0.1uF+2x47uF ceramic, VIN = 12V, Io = Io1,max, Io2,max).





TIME, t (2ms/div)

Figure 29. Typical Start-up Using On/Off Voltage ($V_{IN} = 12V$, $I_0 = I_{01,max}$, $I_{02,max}$).



AMBIENT TEMPERATURE, TA ^OC





TIME, t (20µs /div)

Figure 28 Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout=3x47uF+1x330uF, CTune = 1200pF & RTune = 300Ω





Figure 30. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io1,max, Io2,max).


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Characteristic Curves

The following figures provide typical characteristics for the 2 × 12A Digital Dual MicroDlynx[™] at 5Vo and 25°C.








TIME, t (1µs/div)

Figure 33. Typical output ripple and noise ($C_0 = 2 \times 0.1 uF + 2 \times 47 uF$ ceramic, $V_{IN} = 12V$, $I_0 = I_{01,max}$, $I_{02,max}$).



TIME, t (2ms/div)

Figure 35. Typical Start-up Using On/Off Voltage (VIN = 12V, Io = Io1,max, Io2,max).




Figure 32. Derating Output Current versus Ambient Temperature and Airflow.







Figure 34. Transient Response to Dynamic Load Change on one output from 50% to 100% at 12Vin, Cout=6x47uF, CTune=470pF & RTune=300 Ω



TIME, t (2ms/div)

Figure 36. Typical Start-up Using Input Voltage (VIN = 12V, I₀ = I₀1,max, I₀2,max).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Design Considerations

Input Filtering

The2 × 12A Digital Dual MicroDlynx[™] module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at2 x 12A of load current with 2x22 μ F or 3x22 μ F ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with $4x22 \ \mu$ F or $6x22 \ \mu$ F ceramic capacitors at the input (2 x 12A load). Input voltage is 12V.

Output Filtering

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 22 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various Vo and a full load current of 2 x 12A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop[™] feature described later in this data sheet.




Figure 38. Output ripple voltage for various output voltages with total external 4x47 μ F, 6x47 μ F or 8x47 μ F ceramic capacitors at the output (2 x 12A load). Input voltage is 12V.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL* 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368-1:2014/A11:2017)

For the converter output to be considered meeting the Requirements of safety extra-low voltage (SELV) or ES1, the input must meet SELV/ES1 requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV. The input to these units is to be provided with a fast-acting fuse with a maximum rating of 30A (voltage rating 125Vac) in the positive input lead. (Littelfuse 456 Series or equivalent)

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Analog Feature Descriptions

Remote On/Off

The module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the PMBus interface (Digital). The module can be configured in a number of ways through the PMBus interface to react to the two ON/OFF inputs:

- Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)
- Module ON/OFF can be controlled only through the PMBus interface (analog interface is ignored)
- Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the PMBus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.


Analog On/Off

The2 × 12A Digital Dual MicroDlynx[™] power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "4" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor is in the OFF state, the internal transistor Q1 is turned ON, and the internal PWM Enable# signal(normally low) is pulled low causing the module to be ON. When ext. transistor is turned ON, the On/Off pin is pulled low, and the internal PWM Enable# signal(normally low) is pulled high and the module is OFF. For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. When external transistor is in the OFF state, the On/Off pin is pulled high, transistor Q1 is turned ON and the internal PWM Enable signal is pulled low and the module is OFF. To turn the module ON, the external transistor is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the PWM Enable pin going high and the module turns ON

Digital On/Off

Please see the Digital Feature Descriptions section.









Figure 39. Circuit configuration for using positive On/Off logic.

Output 1



4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Output 2




Figure 40. Circuit configuration for using negative On/Off logic.

Monotonic Start-up and Shutdown

The module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

Startup into Pre-biased Output

The module can start into a prebiased output on either or both outputs as long as the prebias voltage is 0.5V less than the set output voltage.

Analog Output Voltage Programming

The voltage of each output can be programmed to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the 2 Trims and SIG_GND pins of the module. Restrictions on the output voltage set point depending on the input voltage are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 41. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. When the output voltage is trimmed lower than 0.6V, then the max input voltage shall be reduced by the same factor. Currently the max input voltage for 0.6Vout is 13V. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 4.5V.





Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.



Caution – Do not connect SIG_GND to GND elsewhere in the layout

Figure 42. Circuit configuration for programming output voltage using an external resistor.

Without an external resistor between Trim and SIG_GND pins, each output of the module will be 0.6Vdc.To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, should be as per the following equation:

$$Rtrim = \left[\frac{12}{(Vo - 0.6)}\right] k\Omega$$

Rtrim is the external resistor in $k\boldsymbol{\Omega}$

Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

Table 1

| V _{O, set} (V) | Rtrim (KΩ) |
|-------------------------|------------|
| 0.6 | Open |
| 0.9 | 40 |
| 1.0 | 30 |
| 1.2 | 20 |
| 1.5 | 13.33 |
| 1.8 | 10 |
| 2.5 | 6.316 |
| 3.3 | 4.444 |
| 5.0 | 2.727 |

Digital Output Voltage Adjustment

Please see the Digital Feature Descriptions section.

Remote Sense


The power module has a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-) for each of the 2 outputs. The voltage drop between the sense pins and the

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

VOUT and GND pins of the module should not exceed 0.5V. If there is an inductor being used on the module output, then the tunable loop feature of the module should be used to ensure module stability with the proposed sense point location. If the simulation tools and loop feature of the module are not being used, then the remote sense should always be connected before the inductor. The sense trace should also be kept away from potentially noisy areas of the board

Analog Voltage Margining

Output voltage margining can be implemented in the module by connecting a resistor, $R_{margin-up}$, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, $R_{margin-down}$, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.gecriticalpower.com in the Embedded Power group, also calculates the values of $R_{margin-up}$ and $R_{margin-down}$ for a specific output voltage and % margin. Please consult your local GE technical representative for additional details.






Figure 43. Circuit Configuration for margining Output voltage.

Digital Output Voltage Margining

Please see the Digital Feature Descriptions section.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry on both outputs and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

Digital Adjustable Overcurrent Warning

Please see the Digital Feature Descriptions section.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of $135^{\circ}C(typ)$ is exceeded at the thermal reference point T_{ref}.Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

Digital Temperature Status via PMBus

Please see the Digital Feature Descriptions section.

Digitally Adjustable Output Over and Under Voltage Protection

Please see the Digital Feature Descriptions section.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Digitally Adjustable Input Undervoltage Lockout


Please see the Digital Feature Descriptions section.

Digitally Adjustable Power Good Thresholds

Please see the Digital Feature Descriptions section.

Synchronization

The module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module should free run at the default switching frequency. If synchronization is not being used, connect the SYNC pin to SIG_GND.



4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Figure 45. External source connections to synchronize switching frequency of the module.

Measuring Output Current, Output Voltage and Temperature

Please see the Digital Feature Descriptions section.

Tunable Loop[™]

The module has a feature that optimizes transient response of the module called Tunable LoopTM.

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable LoopTM allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable LoopTM is implemented by connecting a series R-C between the VS+ and TRIM pins of

the module, as shown in Fig. 47. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Table 2. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module. In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 6A to 12A step change (50% of full load), with an input voltage of 12V.

Please contact your GE technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

VS+1 RTune MODULE CO CTune TRIM1 RTrim SIG GND GND VOUT2 VS+2 RTune MODULE CO CTune TRIM2 **R**Trim SIG GND GND

VOUT1

Figure. 47. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for Vin=12V and various external ceramic capacitor combinations.

| Со | 3x47µF | 4x47μF | 6x47μF | 10x47µF | 20x47µF |
|-------|--------|--------|--------|---------|---------|
| RTUNE | 300 | 300 | 300 | 300 | 300 |
| CTUNE | 220pF | 330pF | 1000pF | 1800pF | 3900pF |

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of 2% of Vout for a 6A step load with Vin=12V.

| Vo | 5V | 3.3V | 2.5V | 1.8V | 1.2V | 0.6V |
|-------------------|--------|---------|----------|----------|----------|----------|
| | | | 3x47μF + | 3x47μF + | 3x47μF + | 2x47µF + |
| Со | 6x47μF | 330µF | 2x330µF | 2x330µF | 3x330µF | 7x330µF |
| | | Polymer | Polymer | Polymer | Polymer | Polymer |
| R _{TUNE} | 300 | 300 | 300 | 300 | 300 | 300 |
| CTUNE | 470pF | 1200pF | 1500pF | 1800pF | 2700pF | 12nF |
| ΔV | 84mV | 39mV | 30mV | 27mV | 20mV | 10mV |

Note: The capacitors used in the Tunable Loop tables are 47 μ F/2 m Ω ESR ceramic and 330 μ F/12 m Ω ESR polymer capacitors.

4.5Vdc -14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Digital Feature Descriptions

PMBus Interface Capability

The 2 × 12A Digital Dual MicroDlynx[™] power modules have a PMBus interface that supports both communication and control. The PMBus Power Management Protocol Specification can be obtained from <u>www.pmbus.org</u>. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using PMBus and stored as defaults for later use.


All communication over the module PMBus interface must support the Packet Error Checking (PEC) scheme. The PMBus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT# response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

PMBus Data Format

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by PMBus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by

Value = Mantissa x 2 Exponent

PMBus Addressing

The power module can be addressed through the PMBus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to SIG_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus

specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Table 4

| Digit | Resistor Value (KΩ) |
|-------|---------------------|
| 0 | 11 |
| 1 | 18.7 |
| 2 | 27.4 |
| 3 | 38.3 |
| 4 | 53.6 |
| 5 | 82.5 |
| 6 | 127 |
| 7 | 187 |

The user must know which I²C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, <u>smbus.org</u>.




Figure 48. Circuit showing connection of resistors used to set the PMBus address of the module.

PAGE

Both the outputs of the module can be configured, controlled and monitored through only one physical address

| Format | Unsigned Binary | | | | | | | |
|---------------------|-----------------|---|---|---|---|---|---|-----|
| Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Access | r/w | r | r | r | r | r | r | r/w |
| Function | PA | Х | Х | Х | Х | Х | Х | P0 |
| Default Value | 0 | х | х | х | х | х | х | 0 |

PAGE Command Truth Table

| PA | P0 | Logic Results |
|----|----|------------------------------------|
| 0 | 0 | All Commands address first output |
| 0 | 1 | All Commands address second output |
| 1 | 0 | Illegal input, Ignore write |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

| 1 1 All Commands address both o | outputs |
|---------------------------------|---------|
|---------------------------------|---------|

If PAGE=11, then any read commands affect the first channel. Any value to ready-only registers is ignored.

Operation (01h)

This is a paged register. The OPERATION command can be use to turn the module on or off in conjunction with the ON/OFF pin input. It is also used to margin up or margin down the output voltage

PMBus Enabled On/Off

The module can also be turned on and off via the PMBus interface. The OPERATION command is used to actually turn the module on and off via the PMBus, while the ON_OFF_CONFIG command configures the combination of analog ON/OFF pin input and PMBus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

0 : Output is disabled

1 : Output is enabled

This module uses the lower five bits of the ON_OFF_CONFIG data byte to set various ON/OFF options as follows:

| Bit Position | 4 | 3 | 2 | 1 | 0 |
|---------------|-----|-----|-----|-----|-----|
| Access | r/w | r/w | r/w | r | r |
| Function | PU | CMD | CPR | POL | CPA |
| Default Value | 1 | 0 | 1 | 1 | 0 |

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the PMBus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

| Bit Value | Action |
|-----------|--|
| 0 | Module powers up any time power is present |
| 0 | regardless of state of the analog ON/OFF pin |
| | Module does not power up until commanded |
| 1 | by the analog ON/OFF pin and the |
| I | OPERATION command as programmed in bits |
| | [2:0] of the ON_OFF_CONFIG register. |

CMD: The CMD bit controls how the device responds to the OPERATION command.

| Bit Value | Action |
|-----------|---|
| 0 | Module ignores the ON bit in the OPERATION command |
| 1 | Module responds to the ON bit in the OPERATION command |

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

| Bit Value | Action |
|-----------|--|
| 0 | Module ignores the analog ON/OFF pin, i.e. ON/OFF is only controlled through the PMBUS via the OPERATION command |
| 1 | Module requires the analog ON/OFF pin to be asserted to start the unit |

CPA: Sets the action of the analog ON/OFF pin when turning the controller OFF. This bit is internally read and cannot be modified by the user

PMBus Adjustable Soft Start Rise Time

The soft start rise time can be adjusted in the module via PMBus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0.

| Rise Time | Exponent | Mantissa |
|-----------|----------|-------------|
| 600µs | 11100 | 0000001010 |
| 900µs | 11100 | 0000001110 |
| 1.2ms | 11100 | 0000010011 |
| 1.8ms | 11100 | 00000011101 |
| 2.7ms | 11100 | 00000101011 |
| 4.2ms | 11100 | 00001000011 |
| 6.0ms | 11100 | 00001100000 |
| 9.0ms | 11100 | 00010010000 |

Table 5

Output Voltage Adjustment Using the PMBus

The VREF_TRIM parameter is important for a number of PMBus commands related to output voltage trimming, and margining. Each of the 2 output voltages of the module can be set as the combination of the voltage divider formed by RTrim and a $20k\Omega$ upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage V_{REF} is be nominally set at 600mV, and the output regulation voltage is then given by

$$V_{OUT.1} = \left[\frac{20000 + RTrim1}{RTrim1}\right] \times V_{REF}$$

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

$$V_{OUT:2} = \left[\frac{20000 + RTrim2}{RTrim2}\right] \times V_{REF}$$

Hence the module output voltages is dependent on the value of RTrim1 and Rtrim2 which are connected external to the module.

The VREF_TRIM parameter is used to apply a fixed offset voltage to the reference voltage canbe specified using the "Linear" format and two bytes. The exponent is fixed at –9 (decimal). The resolution of the adjustment is 7 bits, with a resulting step size of approximately 0.4%. The maximum trim range is -20% to +10% of the nominal reference voltage(600mV) in 2mV steps. Possible values range from -120mV to +60mV. The exception is at 0.6Vout where the allowable trim range is only -90mV to +60mV to prevent the module from operating at lower than 0.51Vdc. When trimming the voltage below 0.6V, the module max. input voltage operating point also reduces proportionally. As shown earlier in Fig.41, the maximum permissible input voltage is 13V. For any voltage trimmed below 0.6V, the maximum input voltage will have to be reduced by the same factor.

When PMBus commands are used to trim or margin the output voltage, the value of V_{REF} is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module is adjustable with a minimum step size of 0.4% over a +10% to -20% range from nominal using the VREF_TRIM command over the PMBus.

The VREF_TRIM command can be used to apply a fixed offset voltage to either of the output voltage command value using the "Linear" mode with the exponent fixed at -9 (decimal). The value of the offset voltage is given by

$$V_{REF(offset)} = VREF _TRIM \times 2^{-9}$$

This offset voltage is added to the voltage set through the divider ratio and nominal V_{REF} to produce the trimmed output voltage. If a value outside of the +10%/-20% adjustment range is given with this command, the module will set it's output voltage to the upper or lower limit value (as if VOUT_TRIM, assert SMBALRT#, set the CML bit in STATUS_BYTE and the invalid data bit in STATUS_CML.

Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 20mV.

• The internal reference voltage is 0.6V. So we need to determine how the 20mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 20mV change at 1.8Vo requires a 0.33x20mV = 6.6mV change in the reference voltage.
- Vref(offset) = (6.6)/1000 = 0.0066 Volts (- sign since we are trimming down)
- Vref(offset) = Vref_Trim x 2 -9
- Vref_Trim = Vref(offset) x 512

 V_{ref_Trim} = -0.0066 x 512 = -3.3 = -3 (rounded to nearest integer

Output Voltage Margining Using the PMBus

Each output of the module can also have its output voltage margined via PMBus commands. The command STEP_VREF_MARGIN_HIGH will set the margin high voltage, while the command STEP_VREF_MARGIN_LOW sets the margin low voltage. Both the STEP_VREF_MARGIN_HIGH and STEP_VREF_MARGIN_LOW commands will use the "Linear" mode with the exponent fixed at -9 (decimal). Two bytes are used for the mantissa with the upper bit [7] of the high byte fixed at 0. The actual margined output voltage is a combination of the STEP_VREF_MARGIN_HIGH or STEP_VREF_MARGIN_LOW and the VREF_TRIM values as shown below. The net permissible voltage range change is -30% to +10% for the margin high command and -20% to 0% for the margin low command

$V_{REF(MH)} =$

$(STEP_VREF_MARGIN_HIGH+VREF_TRIM) \times 2^{-9}$ Applications Example

For a design where the output voltage is 1.2V and the output needs to be trimmed up by 100mV (within 10% of Vo).

 The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.2 = 0.5
- Hence a 100mV change at 1.2Vo requires a 0.5x100mV = 50mV change in the reference voltage.
- V_{REF(MH)} = (50)/1000 = 0.05 Volts
- VREF(MH) = (Step_Vref_margin_high + Vref_trim) x 2 -9
- Assume V_{ref_Trim} = 0 here
- Step_Vref_margin_high = VREF(MH) x 512
- Step_Vref_margin_high = 0.05 x 25.6 = 26 (rounded to nearest integer

$V_{REF(ML)} =$

(*STEP_VREF_MARGIN_LOW*+*VREF_TRIM*)×2⁻⁹ Applications Example

For a design where the output voltage is 1.8V and the output needs to be trimmed down by 100mV (within -20% of Vo).

• The internal reference voltage is 0.6V. So we need to determine how the 100mV translates to a change in the internal reference voltage.

- Divider Ratio = Vref/Vout = 0.6/1.8 = 0.33
- Hence a 100mV change at 1.2Vo requires a 0.33x100mV = 33mV change in the reference voltage.
- V_{REF(MH)} = -(33)/1000 = -0.033 Volts (- sign since we are margining down)
- VREF(ML) = (Step_Vref_margin_low + Vref_trim) x 2 -9
- Assume V_{ref_Trim} = 3 here (from V _{Ref_Trim} example earlier)
- Step_Vref_margin_low = VREF(ML) x 512 Vref_trim
- Step_Vref_margin_low = -0.033 x 512 (-3) = -16.9+3 = -13.9 = -14 (rounded to nearest integer

GE

2 × 12A Digital Dual MicroDlynx[™]: Non-Isolated DC-DC Power Modules

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

The module will support the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

- 00XX : Margin Off
- 0101 : Margin Low (Act on Fault)
- 0110 : Margin Low (Act on Fault)
- 1001 : Margin High (Act on Fault)
- 1010 : Margin High (Act on Fault)

PMBus Adjustable Overcurrent Warning

The module can provide an overcurrent warning via the PMBus. The threshold for the overcurrent warning can be set using the parameter IOUT_OC_WARN_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte represent the mantissa. The exponent is fixed at -1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 19A (decimal). The resolution of this warning limit is 500mA. The value of the IOUT_OC_WARN_LIMIT can be stored to non-volatile memory using the STORE DEFAULT ALL command.

Temperature Status via PMBus

The module will provide information related to temperature of the module through the READ_TEMPERATURE_2 command. The command returns external temperature in degrees Celsius. This command will use the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte will represent the exponent and the remaining three bits of the high byte [2:0] and the eight bits in the low byte will represent the mantissa. The exponent is fixed at 0 (decimal). The lower 11 bits are the result of the ADC conversion of the external temperature

PMBus Adjustable Output Over, Under Voltage Protection and Power Good

The module has a common command to set the PGOOD, VOUT_UNDER_VOLTAGE(UV) and VOUT_OVER_VOLTAGE (OV) limits as a percentage of nominal. Refer to Table 6 of the next section for the available settings. The PMBus command VOUT_OVER_VOLTAGE (OV) is used to set the output over voltage threshold from two possible values: +12.5% or +16.67% of the commanded output voltage for each output.

The module provides a Power Good (PGOOD) for each output signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal is de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds are user selectable via the PMBus (the default values are as shown in the Feature Specifications Section). Each threshold is set up symmetrically above and below the nominal value. The PGL (POWERGOODLOW) command will set the output voltage level above which PGOOD is asserted (lower threshold). The PGH(POWERGOODHIGH) command will set the level above which the PGOOD command is de-asserted. This command will also set two thresholds symmetrically placed around the nominal output voltage. Normally, the PGL threshold is set higher than the PGH threshold.

The PGOOD terminal can be connected through a pullup resistor (suggested value $100K\Omega$) to a source of 5VDC or lower. The current through the PGood terminal should be limited to a max value of 5mA

PMBus Adjustable Input Undervoltage Lockout

The module allows for adjustment of the input under voltage lockout and hysteresis. The command VIN_ON allows setting the input voltage turn on threshold for each output, while the VIN_OFF command will set the input voltage turn off threshold. For the VIN_ON command, possible values are 4.25V to 16V in variable steps. For the VIN_OFF command, possible values are 4V to 15.75V in 0.5V steps. If other values are entered for either command, they is mapped to the closest of the allowed values.

Both the VIN_ON and VIN_OFF commands use the "Linear" format with two data bytes. The upper five bits will represent the exponent (fixed at -2) and the remaining 11 bits will represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

Measurement of Output Current and Voltage

The module is capable of measuring key module parameters such as output current and voltage for each output and providing this information through the PMBus interface.

Measuring Output Current Using the PMBus

The module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT_CAL_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –15 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa. During manufacture, each module is calibrated by measuring and storing the current gain factor into non-volatile storage.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT_CAL_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA.

The READ_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ_IOUT command

GE

2 × 12A Digital Dual MicroDlynx[™]: Non-Isolated DC-DC Power Modules

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at -4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Measuring Output Voltage Using the PMBus

The module provides output voltage information using the READ_VOUT command for each output. In this module the output voltage is sensed at the remote sense amplifier output pin so voltage drop to the load is not accounted for. The command will return two bytes of data all representing the mantissa while the exponent is fixed at -9 (decimal).

Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS_BYTE : Returns one byte of information with a summary of the most critical device faults.

| Bit Position | Flag | Default Value |
|-----------------|--------------------------|------------------|
| 7 | Х | 0 |
| 6 | OFF | 0 |
| 5 | VOUT Overvoltage | 0 |
| 4 | IOUT Overcurrent | 0 |
| 3 | VIN Undervoltage | 0 |
| 2 | Temperature | 0 |
| 1 | CML (Comm. Memory Fault) | 0 |
| 0 | None of the above | 0 |

STATUS_WORD : Returns two bytes of information with a summary of the module's fault/warning conditions.

Low Byte

| Bit Position | Flag | Default Value | | |
|-----------------|--------------------------|------------------|--|--|
| 7 | Х | 0 | | |
| 6 | OFF | 0 | | |
| 5 | VOUT Overvoltage | 0 | | |
| 4 | IOUT Overcurrent | 0 | | |
| 3 | VIN Undervoltage | 0 | | |
| 2 | Temperature | 0 | | |
| 1 | CML (Comm. Memory Fault) | 0 | | |
| 0 | None of the above | 0 | | |

High Byte

| Bit Position | Flag | Default Value |
|-----------------|--------------------------|------------------|
| 7 | VOUT fault or warning | 0 |
| 6 | IOUT fault or warning | 0 |
| 5 | Х | 0 |
| 4 | MFR | 0 |
| 3 | POWER_GOOD# (is negated) | 0 |
| 2 | Х | 0 |
| 1 | Х | 0 |

STATUS_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

| Bit Position | Flag | Default Value |
|-----------------|---------------|------------------|
| 7 | VOUT OV Fault | 0 |
| 6 | Х | 0 |
| 5 | Х | 0 |
| 4 | VOUT UV Fault | 0 |
| 3 | Х | 0 |
| 2 | Х | 0 |
| 1 | Х | 0 |
| 0 | Х | 0 |

STATUS_IOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

| Bit Position | Flag | Default Value |
|-----------------|-----------------|------------------|
| 7 | IOUT OC Fault | 0 |
| 6 | Х | 0 |
| 5 | IOUT OC Warning | 0 |
| 4 | Х | 0 |
| 3 | Х | 0 |
| 2 | Х | 0 |
| 1 | Х | 0 |
| 0 | Х | 0 |

STATUS_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

| Bit Position | Flag | Default Value |
|-----------------|------------|------------------|
| 7 | OT Fault | 0 |
| 6 | OT Warning | 0 |
| 5 | Х | 0 |
| 4 | Х | 0 |
| 3 | Х | 0 |
| 2 | Х | 0 |
| 1 | Х | 0 |
| 0 | Х | 0 |

STATUS_CML : Returns one byte of information relating to the status of the module's communication related faults.

| Bit Position | Flag | Default Value |
|-----------------|-----------------------------|------------------|
| 7 | Invalid/Unsupported Command | 0 |
| 6 | Invalid/Unsupported Command | 0 |
| 5 | Packet Error Check Failed | 0 |
| 4 | Memory Fault Detected | 0 |
| 3 | Х | 0 |
| 2 | Х | 0 |
| 1 | Other Communication Fault | 0 |
| 0 | Х | 0 |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

MFR_VIN_MIN : Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR_VOUT_MIN : Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR_SPECIFIC_00 : Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (000011 corresponds to the UDXS1212 series of module), while bits [7:3] indicate the revision number of the module.

Low Byte

| Bit Position | Flag | Default Value |
|-----------------|-------------|------------------|
| 7:2 | Module Name | 000011 |
| 1:0 | Reserved | 10 |

High Byte

| Bit Position | Flag | Default Value |
|-----------------|------------------------|------------------|
| 7:3 | Module Revision Number | None |
| 2:0 | Reserved | 000 |

GE

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Summary of Supported PMBus Commands

Please refer to the PMBus 1.1 specification for more details of these commands.

Table 6

| Hex Code | Command | | | Non-Volatile Memory Storage | | | | | | | | | | |
|-------------|----------------|--|--|--------------------------------|----------------------|----------------------|--------------|-----------|----------|-------------|----------------|--|--|--|
| Coue | | Ability to configure, address of the mode | | and mo | onitor ea | ach outp | ut by us | sing only | / one ph | iysical | Memory Storage | | | |
| | | Format | | | | | | | | | | | | |
| | | Bit Position | 7 | 6 | 5 | Unsigne 4 | 3 | 2 | 1 | 0 | | | | |
| | | Access | r/w | r | r | r | r | r | r | r/w | | | | |
| | | Function | PA | X | X | x | X | X | X | P0 | | | | |
| | | Default Value | 0 | х | Х | х | Х | х | х | 0 | | | | |
| 00 | PAGE | PAGE Command Tru | ith Tabl | e | | | | | | | | | | |
| | | PA PO | PA PO Logic Results | | | | | | | | | | | |
| | | 0 0 | | All Co | | ds addre | | output | | | | | | |
| | | | | | | | | | _ | | | | | |
| | | 0 1 | | | | address | | · · · · | C | | | | | |
| | | 1 0 | | I | llegal in | put, Ign | ore wri | te | | | | | | |
| | | 1 1 | | All Cor | mmand | s addres | s both | outputs | | | | | | |
| | | Turn Module on or | off. Also | used to | margin | the out | put vol | tage | | | | | | |
| | | Format | | | - | Unsigne | • | - | | | | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| | | Access | r/w | r | r/w | r/w | r/w | r/w | r | r | | | | |
| | | Function | On | Х | | | rgin | | Х | х | | | | |
| 01 | OPERATION | Default Value | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х | | | | |
| | | 1 Output sv Margin: 00XX Margin C 0101 Margin L 0110 Margin L 1001 Margin F 1010 Margin F | Bit 7: 0 Output switching disabled 1 Output switching enabled Margin: 00XX Margin Off 0101 Margin Low (Act on fault) 0110 Margin Low (Act on fault) 1001 Margin High (Act on fault) 1010 Margin High (Act on fault) | | | | | | | | | | | |
| | | Configures the ON/ | OFF fun | ctionalit | y as a co | ombinat | ion of a | nalog O | N/OFF p | oin and | | | | |
| | | PMBus commands | | | | | | | | | | | | |
| | | Format Bit Position | 7 | 6 | 5 | Unsigne | d Binar | y 2 | 1 | 0 | | | | |
| 02 | ON_OFF_CONFIG | Access | r | r | r | r/w | r/w | ∠ r/w | r/w | r | YES | | | |
| | | Function | X | X | X | pu | cmd | cpr | pol | сра | | | | |
| | | Default Value | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | | | | |
| | | Refer to Page 19 for de | etails on | ou, cmd, | cpr, pol a | ind cpa | | | | · · · · · · | | | | |
| 03 | CLEAR_FAULTS | Clear any fault bits t the device has been | | - | een set | , also rel | eases tl | he SMBA | ALERT# s | signal if | | | | |
| | | Used to control writ setting in the modu into non-volatile me | le whos | e comm | and cod l) on the | le match e module | nes the v | value in | • | | | | | |
| | | Format Bit Position | 7 | 6 | 5 | Unsigne 4 | a Binar 3 | 2 | 1 | 0 | | | | |
| | | Access | r/w | r/w | r/w | 4 X | x | x | x | x | | | | |
| | | Function | bit7 | bit6 | bit5 | X | X | X | X | X | | | | |
| 10 | | Default Value | 0 | 0 | 0 | X | Х | X | X | X | YES | | | |
| 10 | WRITE_PROTECT | Bit5: 0 – Enables all writes as permitted in bit6 or bit7 1 – Disables all writes except the WRITE_PROTECT, PAGE OPERATION and ON_OFF_CONFIG (bit 6 and bit7 must be 0) Bit 6: 0 – Enables all writes as permitted in bit5 or bit7 1 – Disables all writes except for the WRITE_PROTECT, PAGE and OPERATION commands (bit5 and bit7 must be 0) Bit7: 0 – Enables all writes except for the WRITE_PROTECT command (bit5 and bit6 must be 0) | | | | | | | | | | | | |
| 15 | STORE_USER_ALL | Stores all of the curr new defaults on pov | as the | | | | | | | | | | | |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

| Hex Code | Command | | Brief Description | | | | | | | | | | |
|-------------|------------------|--|---------------------------|-----------------------|---------------------------------------|-----------|-----------|----------|--------------|----------|-----|--|--|
| 16 | RESTORE_USER_ALL | Restores all of the s (EEPROM). The com | | - | - | | | | - | | | | |
| | | This command help module | s the ho | st syste | m/GUI/ | CLI dete | rmine k | ey capa | bilities c | of the | | | |
| | | Format | | | | Unsigne | d Binar | y | | | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| 19 | CAPABILITY | Access | r | r | r | r | r | r | r | r | | | |
| 15 | | Function | PEC | S | PD | ALRT | | Rese | erved | | | | |
| | | Default Value | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | | | |
| | | PEC – 1 Supported SPD -01 – max of 40 ALRT – 1 – SMBALEI | | | | | | | | | | | |
| | | The module has MC | DDE set 1 | to Linea | r and Ex | ponent | set to -: | LU. Thes | e values | s cannot | | | |
| | | be changed Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | Access | r | r | r | 4 r | r | r z | r | r | | | |
| 20 | VOUT_MODE | Function | <u> </u> | Mode | | | | Exponer | | <u> </u> | | | |
| | | Default Value | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | | | |
| | | Mode: Value fixed a | - | - | - | | | · - | - <u>-</u> | | | | |
| | | Exponent: Value fixed | - | | | for linea | r mode | values i | s -9 | | | | |
| | | Sets the value of inp | | | - | | | | - | | | | |
| | | Format | | | | wo's cor | | | у | | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | Access | r | r | r | r | r | r | r | r | | | |
| | | Function | | | Exponer | nt | | | Mantiss | a | | | |
| | | Default Value | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | | | |
| | VIN_ON | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | Access | r | r/w | r/w | r/w | r/w | r/w | r/w | r/w | | | |
| | | Function | | | | Man | itissa | | | | | | |
| 35 | | Default Value | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | YES | | |
| | | Exponent -2 (dec), f Mantissa The upper four bits The lower seven are corresponds to a de • 4.25, in • 9.5V to • 13V to 1 | | | | | | | | | | | |
| | | Sets the value of inp | out volta | <u> </u> | | | | | | | | | |
| | | Format Bit Desition | 7 | 1 | , , , , , , , , , , , , , , , , , , , | wo's cor | | | <u> </u> | | | | |
| | | Bit Position | 7 r | 6 r | 5 r | 4 r | 3 r | 2 r | 1 r | 0 r | | | |
| | | Access Function | r | r | r Exponer | | r | r | r Mantiss | | | | |
| | | Default Value | 1 | | 1 | 1 | 0 | 0 | | a 0 | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | Access | r | r/w | r/w | r/w | r/w | r/w | r/w | r/w | | | |
| | | Function | † . | ., | | | tissa | ., | ., | ., | | | |
| 26 | | Default Value | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | VEC | | |
| 36 | VIN_OFF | Exponent -2 (dec), fixed Mantissa The upper four bits are fixed at 0 The lower seven are programmable with a default value of 8(dec). This corresponds to a default of 4.0V. Allowable values are • 4.00, in steps of 0.25V upto 9.75V. • 10.25V to 11.75V in increments of 0.5V • 12V | | | | | | | | | YES | | |
| | | Allowable values are • 4.00, in • 10.25V | e steps of to 11.75 | ັ 0.25V ເ V in inc | rement | s of 0.5∨ | / | | | | | | |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

| Hex Code | Command | | | Ві | rief Desc | ription | | | | | Non-Volatile Memory Storage |
|-------------|------------------------|-----------------------|-----------|---------|-----------|------------|--------------|------------|----------|----------|--------------------------------|
| coue | | Returns the value of | f the gai | n corre | ction ter | m used | to corre | ect the r | neasure | d output | |
| | | current | | | | , | | | | | |
| | | Format | _ | 1 | Linear, t | 1 | | 1 | ŕ | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r | r | r | r | r | r/w | 1/50 |
| 38 | IOUT_CAL_GAIN | Function | | 1 | Exponer | 1 | | | Mantiss | | YES |
| | | Default Value | 1 7 | 0 | 0 | 0 | 1 | 0 | 0 | V 0 | |
| | | Bit Position | | - | | | - | | 1 | | |
| | | Access Function | r/w | r/w | r/w | r/w | r/w tissa | r/w | r/w | r/w | |
| | | Default Value | | \/• \ | /ariable | | | v calibr | ation | | |
| | | Returns the value of | f tho off | | | | | | | itout | |
| | | current | i the on | Set Con | ection u | seu lo c | onecti | ne mea | suleu ot | πραι | |
| | | Format | | | Linear, t | wo's cor | nnleme | nt hina | av. | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r | r | r | r/w | r | r | |
| 39 | IOUT_CAL_OFFSET | Function | · · | | Exponer | | | | Mantiss | 1 | YES |
| | | Default Value | 1 | 1 | 1 | 0 | 0 | v | V | a V | 11.5 |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r/w | r/w | r/w | r/w | r/w | r/w | |
| | | Function | <u> </u> | | 1/ 00 | | itissa | ., ., | ~/ VV | ./ • | |
| | | Default Value | | \/• ۱ | /ariable | | | v calibr | ation | | |
| | | Sets the output ove | rourror | | | | | | | | |
| | | Format | rcurren | | Linear, t | | | 0 | 04 | | |
| | | Bit Position | 7 | 6 | Linear, t | 4 wo s cor | | 2 | ŕ | 0 | |
| | | Access | r | r | r | 4 r | 3 r | r | 1 r | 0 r | |
| | | Function | · · | | Exponer | | | | Mantiss | 1 | |
| 46 | IOUT_OC_FAULT_LIMIT | Default Value | 1 | 1 | 1 | 1 | 1 | 0 | 0 | a 0 | YES |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | , r | r/w | r/w | r/w | r/w | r/w | r/w | r/w | |
| | | Function | <u>'</u> | 17 00 | 1/ 00 | | itissa | 1/ 1/ | 17 VV | 1/ 00 | |
| | | Default Value | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | |
| | Value maybe locked | Determines module | ÷ | - | | - | | - | - | - | |
| | | undervoltage (UV) f | | miespu | inse to a | 1100_0 | JC_FAU | | | 001 | |
| | | | uunt | | | | 1.01 | | | | |
| | | Format | - | | 1 | Unsigne | 1 | 1 | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r/w | r/w | r/w | r | r | r | |
| | | Function | х | х | RS | RS | RS | х | Х | Х | |
| 47 | IOUT_OC_FAULT_RESPONSE | Default Value | 0 | 0 | [2] 1 | [1] 1 | [0] 1 | 1 | 0 | 0 | YES |
| | | | 0 | 0 | | | <u> </u> | <u> </u> | U | 0 | |
| | | RS[2:0] – Retry Setti | ing | | | | | | | | |
| | | 000 Unit do | | attempt | to resta | rt | | | | | |
| | | 111 Unit go | | • | | | ntinuou | isly | | | |
| | | Any other v | | - | | | | | | | |
| | | | | | | | | | | | |
| 1 | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | Sets the output ove | rcurron | warnin | ا امیرما | nΔ | | | | | |
| | | Format | current | | Linear, t | | nnlomo | nt hina | ov | | |
| | | Bit Position | 7 | 6 | 5 | 4 vo s coi | 3 | 2 | 1 | 0 | |
| | | Access | r | r | r | r r | r | r | r | r | |
| | | Function | | | Exponer | | | | Mantiss | | |
| 4A | IOUT_OC_WARN_LIMIT | Default Value | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | Access | r | r/w | r/w | r/w | r/w | ∠ r/w | r/w | r/w | |
| | | Function | | 1/ 1/ | 1/ 1/ | | itissa | 1/10 | 1/ 1/ | ./ ./ | |
| | | Default Value | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | |
| | Value may be locked | | Ŭ | Ŭ | | | Ŭ | _ <u>-</u> | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

| Hex Code | Command | | | | Brief | Descript | ion | | | | | | Non-Volatile Memory Storage |
|-------------|---------------------|---|---------------|-----------------|---------------|-------------|--------|-----------|----------|----------------|---------|-----|--------------------------------|
| Coue | | Sets the overtempe | ratur | o fault lo | vel in °C | | | | | | | | Welliory Storage |
| | | Format | atui | | | two's cor | nnleme | nt hinar | , | | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | - | | |
| | | Access | r | r | r | r | r | r | r | r | | | |
| | | Function | | | Expone | | | | /lantiss | | | | |
| 4F | OT_FAULT_LIMIT | Default Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | YES |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | Access | r/v | v r/w | r/w | r/w | r/w | r/w | r/w | r/w | | | |
| | | Function | | | | Man | tissa | | | | | | |
| | Value may be locked | Default Value | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | | | |
| | ,,, | Sets the over tempe | eratu | re warnir | ng level ir | °C | | | | | _ | | |
| | | Format | | e maini | | two's cor | npleme | nt binarv | / | | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | Access | r | r | r | r | r | r | r | r | | | |
| - 4 | | Function | | | Expone | nt | | N | /lantiss | а | | | 2450 |
| 51 | OT_WARN_LIMIT | Default Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | YES |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | Access | r/v | v r/w | r/w | r/w | r/w | r/w | r/w | r/w | | | |
| | | Function | | | | Man | tissa | | | | | | |
| | Value may be locked | Default Value | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | | | |
| | | Sets the rise time of Supported Values – bring its output to p | 0.6, 0 |).9, 1.2, | 1.8, 2.7, 4 | 1.2, 6.0, 9 | 0msec. | | f 0 inst | ructs u | nit to | | |
| | | Format | | | Linear, 1 | two's cor | npleme | nt binary | / | | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 0 | | | | |
| C1 | | Access | r | r | r | r | r | r | r | r/w | | | YES |
| 61 | TON_RISE | Function | | | Expone | nt | | Ν | /lantiss | a | | | YES |
| | | Default Value | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | Access | r/v | v r/w | r/w | r/w | r/w | r/w | r/w | r/w | _ | | |
| | | Function | | | | Man | | | | | _ | | |
| | | Default Value | 0 | | 1 | 0 | 0 | 0 | 0 | 0 | | | |
| | | Returns one byte of | info | mation | with a sur | | | | al modu | ule faul | ts | | |
| | | Format | 7 | 6 | 1 - | Unsigne | | | 1 | | | | |
| | | Bit Position Access | 7 r | 6 r | 5 r | 4 r | 3 r | 2 r | 1 r | 0 r | - | | |
| 78 | STATUS_BYTE | Flag | x | | VOUT | IOUT_ | VIN_U | TEMP | CML | None of the | | | |
| | | Default Value | 0 | 0 | _OV _0 | OC 0 | V 0 | 0 | 0 | Above 0 | 2 | | |
| | | Returns two bytes o | of info | ormation | with a su | immary o | | | | arning | conditi | ons | |
| | | Format | | _ | - | - | | ned Bina | - | | | - | |
| | | Bit Position | | 7 | 6 | 5 | 4 | 3 | | 2 | 1 | - | |
| | | Access | | r | r | r | r | r | _ | r | r | - | |
| 70 | | Flag | | VOUT | IOUT/P OUT | X | MFR | | | x | x | | |
| 79 | STATUS_WORD | Default Value Bit Position | \rightarrow | 0 7 | 0 | 0 | 0 | 0 | | 0 2 | 0 | + | |
| | | Access | | r | r | 5 r | 4 r | | | r | r | - | |
| | | Flag | | | OFF | VOUT_ | IOUT_ | | JV TE | EMP | CML | No | |
| | | | | | | OV | С | | | | - | al | |
| | | Default Value | | 0 | Х | 0 | 0 | 0 | | 0 | 0 | | |
| | | Returns one byte of faults | info | mation | with the s | | | | tput vo | oltage r | elated | | |
| | | Format | | Unsigned Binary | | | | | | | | | |
| 7A | STATUS_VOUT | Bit Position | | 7 | 6 | 5 | 4 | 3 2 | 2 1 | 0 | | | |
| | | Access | | r | | r | r | r ı | | r | _ | | |
| | | Flag | VC | VO_TU | | | JT_UV | X X | | Х | 4 | | |
| 1 | D | Default Value 0 < | | | | | | | | | | | |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

| Hex Code | Command | Brief Description | | | | | | | | | | | | | Non-Volatile Memory Storage | |
|-------------|---------------------|---|--------------|------------|-----------------|-----------------------|----------|---------------|-----------|--------|----------|-----------|--------|----------|--------------------------------|--|
| | | Returns one byte c faults | of infor | matio | n with | the stat | us o | f the | mod | ule's | outp | ut curr | ent re | elate | 4 | |
| | | Format | | | | | Un | signe | d Bir | nary | | | | | | |
| 7B | STATUS_IOUT | Bit Position | _ | 7 | | 6 | | 5 | | | 4 | - | 2 | 1 | 0 | |
| | | Access Flag | 101 | r IT OC | Fault | r X | | r T OC | | ning | r X | | r X | r X | r X | |
| | | Default Value | | 0 | 2 T duit | 0 | 100 | 00 | | iiiig | 0 | | 0 | 0 | 0 | |
| | | Returns one byte c | f infor | matio | n with | | | | | | s temp | peratur | e rela | ted f | aults | |
| | | Format Bit Position | | 7 | | Ur 6 | nsign | ed Bi 5 | nary 4 | 3 | 2 | 1 | 0 | | | |
| 7D | STATUS_TEMPERATURE | Access | | r | | r | | 5 r | r r | r | r | r | r | - | | |
| | | Flag | OT | FAUL | T O | T WAR | N | x | X | X | | | X | | | |
| | | Default Value | | 0 | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | | Returns one byte c faults | f infor | matio | n with | the stat | us o | f the | mod | ule's | com | munica | tion r | elate | d | |
| | | Format | | | Ι | | Jnsig | gned | | | | | | _ | | |
| 7E | STATUS CM | Bit Position Access | 7 r | | 6 r | 5 r | - | 4 r | 3 | 3 | 2 r | 1 r | | 0 | | |
| /6 | STATUS_CML | Access | | | | | Me | mory | _ | | 1 | Othe | er | r | | |
| | | Flag | Inva Comn | | Invalio Data | | fa | ault ected | > | < | х | Com | n | х | | |
| | | Default Value | 0 | | 0 | 0 | | 0 | · (|) | 0 | Faul 0 | ι | 0 | | |
| | | Returns one byte c | f infor | matio | n with | the stat | tus o | f the | mod | ule s | pecifi | c faults | or w | varnir | ng | |
| | | Format | | | | Unsig | ned | Binar | y | | | | | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | Э | 3 2 | 2 | 1 | | 0 | | | | |
| | | Access | r | r | r | r | 1 | r r | | r | | R | - | | | |
| 80 | STATUS_MFR_SPECIFIC | Flag | OTFI | x | х | IVADDI | ۲ | < > | () | х | TWO | PH_EN | | | | |
| | | Default Value | 0 | 0 | 0 | 0 | 0 | | | 0 | | 0 | | | | |
| | | OTFI – Internal Ter IVADDR – PMBUs a TWOPH_EN – Mod | ddress | is no | t valid | | Shuto | down | thre | shol | d | | | | | |
| | | Returns the value of | of the c | output | t voltag | ge of the | e mo | dule. | Exp | oner | nt is fi | xed at | -9. | | | |
| | | Format | | | | ear, two | | | | | | | | | | |
| | | Bit Position | 7 | - | 6 | 5 | 4 | - | 3 | 2 | | 1 | 0 | _ | | |
| | | Access Function | r | | r | r | r Ma | ntissa | r a | r | | r | r | - | | |
| 8B | READ_VOUT | Default Value | 0 | | 0 | 0 | 0 | | а Э | 0 | | 0 | 0 | | | |
| | | Bit Position | 7 | | 6 | 5 | 4 | _ | 3 | 2 | | 1 | 0 | | | |
| | | Access | r | | r | r | r | | r | r | | r | r | - | | |
| | | Function Default Value | 0 | | 0 | 0 | Ma 0 | ntissa | a D | 0 | | 0 | 0 | - | | |
| | | | - | | - | - | - | | | U | | 5 | 0 | <u> </u> | | |
| | | Returns the value of Format | of the c | output | | nt of the ear, two | | | emer | nt hir | hary - | | | | | |
| | | Bit Position | 7 | | 6 | 5 | 4 | 1 | 3 | 2 | | 1 | 0 | | | |
| | | Access | r | | r | r | r | _ | R | r | | r | r | | | |
| | | Function | | | | onent | | | | | Ma | ntissa | | _ | | |
| 8C | READ_IOUT | Default Value | 1 | | 1 6 | 1 | 0 | |) | V 2 | | V | V 0 | - | | |
| | | Bit Position Access | / r | | r r | 5 r | 4 r | | 3 r | r | | 1 r | 0 r | - | | |
| | | Function | | | | <u> </u> | | ntissa | | | | I | | | | |
| | | Default Value V V V V V O | | | | | | | | | | | | | | |
| | | V - Variable | | | | | | | | | | | | | | |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

| Hex Code | Command | | | | Brief D | escripti | on | | | | | Non-Volatile Memory Storage |
|-------------|-----------------------|--|------------|-----------|-----------|--------------|--------------|----------|----------|----------|-------|--------------------------------|
| | | Returns the value of | f the ext | ternal te | emperat | ure in de | egree Ce | elsius | | | | |
| | | Format | | | Linear, t | wo's cor | npleme | nt binar | ry | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r | R | r | r | r | | |
| | | Function | | | Exponer | nt | | | Mantiss | a | | |
| 8E | READ_TEMPERATURE_2 | Default Value | 0 | 0 | 0 | 0 | 0 | V | V | V | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r | r | r | r | r | | |
| | | Function | | | | | tissa | | | | | |
| | | Default Value | V | V | V | V | V | V | V | 0 | | |
| | | V - Variable | | | | | | | | | | |
| | | Returns one byte in | /) | | | | | | | | | |
| | | Returns one byte indicating the module is compliant to PMBus Spec. 1.1 (read only) Format Unsigned Binary | | | | | | | | | | |
| 98 | PMBUS_REVISION | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | _ | Access | r | r | r | r | r | r | r | r | | |
| | | Default Value | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | | |
| | | Returns module nar | no infor | mation | | | | | | | | |
| | | Format | | mation | | Uncigno | d Rinan | i | | | l | |
| | | Bit Position | 7 | 6 | 5 | Unsigne 4 | а Біпат 3 | 2 | 1 | 0 | | |
| | | Access | , r | r | r | r | r | r | r | r | | |
| | | Function | - | | <u> </u> | | erved | | | | | |
| D0 | MFR_SPECIFIC_00 | Default Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | YES |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | , r | r | r | r | r | r | r | r | | |
| | | Function | | | | e Name | | | - | erved | | |
| | | Default Value | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | | |
| | | | t to the | - | nce volta | ge. Max | | | 20% to + | - | 2mV | |
| | | Applies a fixed offset to the reference voltage. Max trim range is -20% to +10% in 2mV steps. Permissible values range between -120mV and +60mV. The offset is calculated as | | | | | | | | | | |
| | | VREF_TRIMx2 ⁻⁹ . Exp | | | | | | | | | | |
| | | Format | | | Linear, t | wo's cor | npleme | nt binar | Ŷ | | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| 54 | | Access | r/w | r | r | r | r | r | r | r | | VEC |
| D4 | VREF_TRIM | Function | | | | Man | tissa | | | | | YES |
| | | Default Value | V | V | V | V | V | V | V | V | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r/w | r/w | r/w | r/w | r/w | r/w | | |
| | | Function | | | | | tissa | | | | | |
| | | Default Value | V | V | V | V | V | V | V | V | | |
| | | Applies a fixed offse | | | | • • | | | | | teps. | |
| | | Permissible values r | - | | | | | | | | | |
| | | (STEP_VREF_MARG | | | | | | | | Net outp | out | |
| | | voltage includes VR | EF_I KIN | | | | | | | | 1 | |
| | | Format Bit Desition | - | 1 | Linear, t | 1 | - | 1 | | <u> </u> | | |
| | | Bit Position | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | VEC |
| D5 | STEP_VREF_MARGIN_HIGH | Access | r | r | r | r Man | r | r | r | r | | YES |
| | | Function | \ <i>\</i> | | | 1 | tissa | | | 14 | | |
| | | Default Value | V 7 | V 6 | V E | V | V 2 | V 2 | V 1 | V | | |
| | | Bit Position | 7 r | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | Access | r | r | r | r/w | r/w | r/w | r/w | r/w | | |
| | | Function | \ <i>\</i> | | | 1 | tissa | | | 14 | | |
| | | Default Value | V | V | V | V | V | V | V | V | | |

Table 6 (Continued)

2 × 12A Digital Dual MicroDlynxTM: Non-Isolated DC-DC Power Modules 4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Table 6 (Continued)


| Default Value V < | Hex Code | Command | | | | | | Brief D | escript | ion | | | | | Non-Volatile Memory Storage |
|---|-------------|-------------------------|--|---|--------|------|----|---------|---------|-----------|----------|----------|---------|-------|-----------------------------------|
| D6 STEP_VREF_MARGIN_LOW Bit Position 7 6 5 4 3 2 1 0 D6 STEP_VREF_MARGIN_LOW Access r | | | steps. Perm (STEP_VREF includes VR | steps. Permissible values range between -120mV and 0mV) The offset is calculated as (STEP_VREF_MARGIN_LOW + VREF_TRIM)x2 ⁻⁹ .Exponent fixed at -9(dec). Net output voltage includes VREF_TRIM adjustment and ranges from -30% to 10% | | | | | | | | | | | |
| D6 STEP_VREF_MARGIN_LOW Access r </td <td></td> <td></td> <td>-</td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> | | | - | | 1 | | | | | | | - | | | |
| Provision Function Mantissa Default Value V | | | | | | | | | | | _ | | 0 | _ | |
| Default Value V < | D6 | STEP_VREF_MARGIN_LOW | - | | r | r | | r | | | r | r | r | - | YES |
| Bit Position 7 6 5 4 3 2 1 0 Access r r r r/w r/w <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td></t<> | | | | | | | - | | | | | | | - | |
| Access r r r/w r/w <thr th="" w<=""> r/w r/w</thr> | | | - | | - | - | | - | | | | - | | - | |
| Function V< | | | - | | | | | - | | | | | - | - | |
| Default Value V < | | | | | r | r | | r/w | | | r/w | r/w | r/w | 4 | |
| Default Value 0 X < | | | | | | | - | | | | | | | - | |
| D7 PCT_VOUT_FAULT_PG_LIMIT Format Usigned Binary D7 PCT_VOUT_FAULT_PG_LIMIT Function X X X X X X Y PCT_PCT_PCT_PCT_PCT_PCT_PCT_PCT_PCT_PCT_ | | | | | | | | • | | • | • | V | V | | |
| D7 PCT_VOUT_FAULT_PG_LIMIT Bit Position 7 6 5 4 3 2 1 0 D7 PCT_VOUT_FAULT_PG_LIMIT Function X X X X X X X PCT_ PCTMSB PCTLSB D6 0 0 X X X X X X X 0 PAGE Command Truth Table PCT_M PCT_LS UV (%) PGL PGL PGH LOW (%) PCGL 0 <td></td> <td></td> <td></td> <td colspan="12">OUT_OVER_VOLTAGE(OV) limits as percentage of nominal</td> | | | | OUT_OVER_VOLTAGE(OV) limits as percentage of nominal | | | | | | | | | | | |
| D7 PCT_VOUT_FAULT_PG_LIMIT Access r <t< td=""><td></td><td></td><td>For</td><td></td><td></td><td></td><td></td><td>Ur</td><td>nsigned</td><td>Binary</td><td></td><td></td><td></td><td></td></t<> | | | For | | | | | Ur | nsigned | Binary | | | | | |
| D7 PCT_VOUT_FAULT_PG_LIMIT Function X | | | Bit Position | | 7 | | 6 | 5 | | 4 | 3 | 2 | 1 | 0 | |
| D7 PCT_VOUT_FAULT_PG_LIMIT Function X | | | Acc | cess | r | | r | r | | r | r | r | r/w | r/w | |
| D7 PCI_VOOT_FAULT_FS_LIMIT PAGE Command Truth Table PAGE Command Truth Table PCT_LS UV (%) PGL PGL PGH DGH LOW (%) OV (%) B UV (%) PGL PGL PGH HIGH HIGH LOW (%) OV (%) 0 0 -16.67 -12.5 -8.33 12.5 8.33 16.67 0 1 -12.5 -8.33 -4.17 8.33 4.17 12.5 1 0 -29.17 -20.83 -16.67 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME Bit Position T 6 5 4 3 2 1 0 | | | Function | | x | | х | × | (| x | х | x | _ | _ | |
| D7 PCI_VOOT_FAULT_FS_LIMIT PAGE Command Truth Table PAGE Command Truth Table PCT_LS UV (%) PGL PGL PGH DGH LOW (%) OV (%) B UV (%) PGL PGL PGH HIGH HIGH LOW (%) OV (%) 0 0 -16.67 -12.5 -8.33 12.5 8.33 16.67 0 1 -12.5 -8.33 -4.17 8.33 4.17 12.5 1 0 -29.17 -20.83 -16.67 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME Bit Position T 6 5 4 3 2 1 0 | | | Default | t Value | 0 | | Y | × | | x | x | x | x | 0 | |
| PCT_M PCT_LS UV (%) PGL PGL PGH PGH LOW (%) OV (%) 0 0 -16.67 -12.5 -8.33 12.5 8.33 16.67 0 1 -12.5 -8.33 -4.17 8.33 4.17 12.5 1 0 -29.17 -20.83 -16.67 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 1 0 -29.17 -20.83 -16.67 8.33 4.17 12.5 1 0 -29.17 -37.5 -33.33 8.33 4.17 12.5 1 0 -29.17 -20.83 -16.67 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME Encord to 7 and are a multiple of TON_RISE TIME Encord to 7 and are a multi | D7 | PCT_VOUT_FAULT_PG_LIMIT | L | | _ | | Λ | | | ~ | Λ | Λ | Χ | Ū | |
| SB B LOW HIGH HIGH LOW (%) 0 0 -16.67 -12.5 -8.33 12.5 8.33 16.67 0 1 -12.5 -8.33 -4.17 8.33 4.17 12.5 1 0 -29.17 -20.83 -16.67 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 1 1 -61.67 8.33 2 1 0 0 0 7 6 5 4 3 2 1 0 | | | | | | | | 201 | | | | 2011 | | | |
| Image: Normal Section 2016 Image: Normal Section 2016 <th< td=""><td></td><td></td><td>_</td><td></td><td>UV</td><td>(%)</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>/ (%)</td><td></td></th<> | | | _ | | UV | (%) | | | | | | | | / (%) | |
| 0 1 -12.5 -8.33 -4.17 8.33 4.17 12.5 1 0 -29.17 -20.83 -16.67 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME Format Unsigned Binary Mathematical Stress of the set of the s | | | 56 | В | | | | | | | | LOW (: | ~) | | |
| I 0 -29.17 -20.83 -16.67 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 1 1 -41.67 -37.5 -33.33 8.33 4.17 12.5 Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME D8 SEQUENCE_TON_TOFF_DELAY Bit Position 7 6 5 4 3 2 1 0 | | | 0 | | | | | 12.5 | -8.3 | 3 | 12.5 | 8.33 | 10 | 5.67 | |
| I I -41.67 -37.5 -33.33 8.33 4.17 12.5 Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME D8 SEQUENCE_TON_TOFF_DELAY Bit Position 7 6 5 4 3 2 1 0 | | | 0 | 1 | -12 | 2.5 | - | 8.33 | -4.1 | 7 | 8.33 | 4.17 | 1 | 2.5 | |
| D8 SEQUENCE_TON_TOFF_DELAY Used to set delay to turn-on or turn-off modules as a ratio of TON_RISE. Values can range from 0 to 7 and are a multiple of TON_RISE TIME Format Unsigned Binary Bit Position 7 6 5 4 3 2 1 0 | | 1 | | | -29 | .17 | -2 | 20.83 | -16. | 67 | 8.33 | 4.17 | 1 | 2.5 | |
| from 0 to 7 and are a multiple of TON_RISE TIME Format Unsigned Binary Bit Position 7 6 5 4 3 2 D8 SEQUENCE_TON_TOFF_DELAY | | | | | | | | | | | | | | - | |
| Format Unsigned Binary D8 SEQUENCE_TON_TOFF_DELAY Bit Position 7 6 5 4 3 2 1 0 | | | | | | | | | | a ratio d | of TON_ | RISE. Va | ues can | range | |
| D8 SEQUENCE_TON_TOFF_DELAY Bit Position 7 6 5 4 3 2 1 0 | | | | | multip | euri | | | | od Diner | | | | 1 | |
| | D 0 | SEQUENCE TON TOFE DELAY | - | | 7 | 6 | | 1 | | 1 | <u> </u> | 1 | 0 | - | |
| | 08 | SEQUENCE_TON_TOFF_DELAY | | | | - | | | | - | | | - | 1 | |
| Function TON DELAY TOFF DELAY | | | Function | | | | | , | 1 | - | | | + ' | 4 | |
| | | | | | | | | | 0 | | | | 0 | 1 | |

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 49. The preferred airflow direction for the module is in Figure 50.



temperatures at these points should not exceed 135°C. The output power of the module should not exceed the rated power of the module (Vo,set x lo,max).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 50. Preferred airflow direction and location of hotspot of the module (Tref).

Figure 49. Thermal Test Setup.


The thermal reference points, T_{ref} used in the specifications are also shown in Figure 50. For reliable operation the

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Example Application Circuit

Requirements:

| Vin: | 12V |
|-------------|---|
| Vout: | 1.8V |
| lout: | $2\times\mathbf{9A}$ max., worst case load transient is from 6A to 9A |
| ΔVout: | 1.5% of Vout (27mV) for worst case load transient |
| Vin, ripple | 1.5% of Vin (180mV, p-p) |



| CI1 | Decoupling cap - 4x0.1µF/16V, 0402 size ceramic capacitor |
|--------------------------|--|
| CI2 | 4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20) |
| CI3 | 470μF/16V bulk electrolytic |
| CO1 | Decoupling cap - 2x0.1µF/16V, 0402 size ceramic capacitor |
| CO2 | 3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19) |
| CO3 | 1 x 330μF/6.3V Polymer (e.g. Sanyo Poscap) |
| CO4 | Decoupling cap - 2x0.1µF/16V, 0402 size ceramic capacitor |
| CO5 | 3 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19) |
| CO6 | 1 x 330μF/6.3V Polymer (e.g. Sanyo Poscap) |
| CTune1 | 1200pF ceramic capacitor (can be 1206, 0805 or 0603 size) |
| RTune1 | 300 ohms SMT resistor (can be 1206, 0805 or 0603 size) |
| RTrim1 | 10k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%) |
| CTune2 | 1200pF ceramic capacitor (can be 1206, 0805 or 0603 size) |
| RTune2 | 300 ohms SMT resistor (can be 1206, 0805 or 0603 size) |
| RTrim2 | 10k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%) |
| <u>Note:</u> The DATA, C | LK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SM |


<u>Note:</u> The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Mechanical Outline

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]





BOTTOM VIEW

| PIN | FUNCTION | PIN | FUNCTION | | |
|-----|-----------|-----|----------|--|--|
| 1 | VSNS1 | 15 | ADDR1 | | |
| 2 | VOUT1 | 16 | TRIM1 | | |
| 3 | PGND | 17 | SIG_GND | | |
| 4 | VOUT2 | 18 | TRIM2 | | |
| 5 | VSNS2 | 19 | SYNC | | |
| 6 | SMBALERT# | 20 | PGND | | |
| 7 | DATA | 21 | PGND | | |
| 8 | CLK | 22 | PGND | | |
| 9 | ENABLE1 | 23 | PGND | | |
| 10 | ENABLE2 | 24 | PGND | | |
| 11 | VIN | 25 | PGND | | |
| 12 | PGND | 26 | PGND | | |
| 13 | VIN | 27 | PGOOD2 | | |
| 14 | ADDRO | 28 | PGOOD1 | | |


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]

x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)



| PIN | FUNCTION | PIN | FUNCTION | | |
|-----|-----------|-----|----------|--|--|
| 1 | VSNS1 | 15 | ADDR1 | | |
| 2 | VOUT1 | 16 | TRIM1 | | |
| 3 | PGND | 17 | SIG_GND | | |
| 4 | VOUT2 | 18 | TRIM2 | | |
| 5 | VSNS2 | 19 | SYNC | | |
| 6 | SMBALERT# | 20 | PGND | | |
| 7 | DATA | 21 | PGND | | |
| 8 | CLK | 22 | PGND | | |
| 9 | ENABLE1 | 23 | PGND | | |
| 10 | ENABLE2 | 24 | PGND | | |
| 11 | VIN | 25 | PGND | | |
| 12 | PGND | 26 | PGND | | |
| 13 | VIN | 27 | PGOOD2 | | |
| 14 | ADDRO | 28 | PGOOD1 | | |

October 28, 2020

GE


4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Packaging Details

The 12V Digital Dual MicroDlynx[™]2 × 12A modules are supplied in tape & reel as standard. Modules are shipped in quantities of 200 modules per reel.

All Dimensions are in millimeters and (in inches).

Black Dot on the label is the orientation marker for locating Pin 1 (bottom right corner)



Outside Dimensions: Inside Dimensions: Tape Width: 330.2 mm (13.00) 177.8 mm (7.00") 44.00 mm (1.732")

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12AOutput Current

Surface Mount Information

Pick and Place

The2 × 12A Digital Dual MicroDlynx[™] modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label

also carries product information such as product code, serial number and the location of manufacture.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

Bottom Side / First Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

Lead Free Soldering

The modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect longterm reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 50. Soldering outside of the recommended profile requires testing to verify results and performance.

MSL Rating

The 2 x 12A Digital Dual MicroDlynxTM modules have a MSL rating of 3

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of \leq 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.




Figure 51. Recommended linear reflow profile using Sn/Ag/Cu solder.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning* Application Note (AN04-001).

4.5Vdc –14.4Vdc input; 0.51Vdc to 5.5Vdc output; 2 × 12A Output Current

Ordering Information

Please contact your GE Sales Representative for pricing, availability and optional features.

Table 9. Device Codes

| Device Code | Input Voltage Range | Output Voltage | Output Current | On/Off Logic | Sequencing | Comcodes |
|-------------------|------------------------|-------------------|-------------------|-----------------|------------|-----------|
| UDXS1212A0X3-SRZ | 4.5 – 14.4Vdc | 0.51 – 5.5 Vdc | 12Ax2 | Negative | No | 150026732 |
| UDXS1212A0X43-SRZ | 4.5 – 14.4Vdc | 0.51 – 5.5 Vdc | 12Ax2 | Positive | No | 150033761 |

Table 10. Coding Scheme

| Package Identifier | Family | Sequencing Option | Input Voltage | Output current | Output voltage | On/Off logic | Remote Sense | Options | ROHS Compliance |
|-----------------------|----------------------|-------------------------|-----------------------|-------------------|-------------------|-----------------|-----------------|----------------------|-----------------|
| U | D | Х | S | 1212A0 | х | | 3 | -SR | Z |
| P=Pico U=Micro | D=Dlynx Digital | T=with EZ Sequence | Special: 4.5 – 14V | 2 × 12A | programma | 4 = positive | 3 = Remote | S = Surface Mount | Z = ROHS6 |
| M=Mega | V = DLynx Analog. | X=without sequencing | | | ble output | No entry = | Sense | R = Tape & Reel | |
| G=Giga | | | | | | negative | | | |

ABB Power Electronics Inc.'s digital non-isolated DC-DC products may be covered by one or more of the following patents licensed from Bel Power Solutions, Inc.: US20040246754, US2004090219A1, US2004093533A1, US200412316AA1, US2004123167A1, US2004178780A1, US2005020344, US2005020344, US20050228373A1, US20060061214, US2006015616A1, US20060174145, US2007022656, US20070240000, US20080052551, US20080072080, US20080186006, US6741099, US6788036, US6936999, US6949916, US7000125, US7049798, US70868021, US7080265, US7249267, US7266709, US7315156, US73726822, US7332427, US7334445, US7456617, US7459892, US743504, US7526660.

Contact Us

For more information, call us at

USA/Canada:

+1 877 546 3243, or +1 972 244 9288

Asia-Pacific:

+86-21-53899666

Europe, Middle-East and Africa:

+49.89.878067-280

Go.ABB/Industrial

GE Critical Power reserves the right to make changes to the product(s) or information contained herein without notice, and no liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.