

# **EP610-910-1810**

*Classic EPLD Family*

The Altera Classic™ device family offers a solution to high-speed, low-power logic integration. Fabricated on advanced CMOS technology, Classic devices also have a Turbo-only version, which is described in the data sheet.

Classic devices support 100% TTL emulation and can easily integrate multiple PAL- and GAL-type devices with densities ranging from 300 to 900 usable gates. The Classic family provides pin-topin logic delays as low as 10 ns and counter frequencies as high as 100 MHz. Classic devices are available in a wide range of packages, including ceramic dual in-line package (CerDIP), plastic dual in-line package (PDIP), plastic J-lead chip carrier (PLCC), ceramic J-lead chip carrier JLCC), pin-grid array (PGA), and small-outline integrated circuit (SOIC) packages.

### **Rochester Electronics Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835 • Class Q Military
	- Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
	- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

*The original manufacturer's datasheet accompanying this document reflects the performance* and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. *'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.*

## FOR REFERENCE ONLY

# General **Description**

The Altera Classic<sup>TM</sup> device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology, Classic devices also have a Turbo-only version, which is described in this data sheet.

Classic devices support 100% TTL emulation and can easily integrate multiple PAL- and GAL-type devices with densities ranging from 300 to 900 usable gates. The Classic family provides pin-to-pin logic delays as low as 10 ns and counter frequencies as high as 100 MHz. Classic devices are available in a wide range of packages, including ceramic dual in-line package (CerDIP), plastic dual in-line package (PDIP), plastic J-lead chip carrier (PLCC), ceramic J-lead chip carrier (JLCC), pin-grid array (PGA), and small-outline integrated circuit (SOIC) packages.

EPROM-based Classic devices can reduce active power consumption without sacrificing performance. This reduced power consumption makes the Classic family well suited for a wide range of low-power applications.

Classic devices are 100% generically tested devices in windowed packages and can be erased with ultra-violet (UV) light, allowing design changes to be implemented quickly.

Classic devices use sum-of-products logic and a programmable register. The sum-of-products logic provides a programmable-AND/fixed-OR structure that can implement logic with up to eight product terms. The programmable register can be individually programmed for D, T, SR, or JK flipflop operation or can be bypassed for combinatorial operation. In addition, macrocell registers can be individually clocked either by a global clock or by any input or feedback path to the AND array. Altera's proprietary programmable I/O architecture allows the designer to program output and feedback paths for combinatorial or registered operation in both active-high and active-low modes. These features make it possible to implement a variety of logic functions simultaneously.

Classic devices are supported by Altera's MAX+PLUS II development system, a single, integrated package that offers schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The MAX+PLUS II software provides EDIF 200 and 300, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and workstationbased EDA tools. The MAX+PLUS II software runs on Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, and IBM RISC System/6000 workstations. These devices also contain on-board logic test circuitry to allow verification of function and AC specifications during standard production flow.

### **Rochester Ordering Guide**

\*Most products can also be offered as RoHS compliant, designated by a -G suffix. Please contact factory for more information.



Specification Number EP610\_910\_1810-CI (AT) Rev B



\*Most products can also be offered as RoHS compliant, designated by a -G suffix. Please contact factory for more information.



\*Most products can also be offered as RoHS compliant, designated by a -G suffix. Please contact factory for more information.

# **Functional Description**

The Classic architecture includes the following elements:

- Macrocells
- Programmable registers  $\mathbb{R}^n$
- Output enable/clock select  $\mathbb{R}^n$
- Feedback select

### **Macrocells**

Classic macrocells, shown in Figure 1, can be individually configured for both sequential and combinatorial logic operation. Eight product terms form a programmable-AND array that feeds an OR gate for combinatorial logic implementation. An additional product term is used for asynchronous clear control of the internal register; another product term implements either an output enable or a logic-array-generated clock. Inputs to the programmable-AND array come from both the true and complement signals of the dedicated inputs, feedbacks from I/O pins that are configured as inputs, and feedbacks from macrocell outputs. Signals from dedicated inputs are globally routed and can feed the inputs of all device macrocells. The feedback multiplexer controls the routing of feedback signals from macrocells and from I/O pins.

### **Figure 1. Classic Device Macrocell**



The eight product terms of the programmable-AND array feed the 8-input OR gate, which then feeds one input to an XOR gate. The other input to the XOR gate is connected to a programmable bit that allows the array output to be inverted. Altera's MAX+PLUS II software uses the XOR gate to implement either active-high or active-low logic, or De Morgan's inversion to reduce the number of product terms needed to implement a function.

### **Programmable Registers**

To implement registered functions, each macrocell register can be individually programmed for D, T, JK, or SR operation. If necessary, the register can be bypassed for combinatorial operation. During design compilation, the MAX+PLUS II software selects the most efficient register operation for each registered function to minimize the logic resources needed by the design. Registers have an individual asynchronous clear function that is controlled by a dedicated product term. These registers are cleared automatically during power-up.

In addition, macrocell registers can be individually clocked by either a global clock or any input or feedback path to the AND array. Altera's proprietary programmable I/O architecture allows the designer to program output and feedback paths for combinatorial or registered operation in both active-high and active-low modes. These features make it possible to simultaneously implement a variety of logic functions.

## **Output Enable/Clock Select**

Figure 2 shows the two operating modes (Modes 0 and 1) provided by the output enable/clock (OE/CLK) select. The OE/CLK select, which is controlled by a single programmable bit, can be individually configured for each macrocell. In Mode 0, the tri-state output buffer is controlled by a single product term. If the output enable is high, the output buffer is enabled. If the output enable is low, the output has a high-impedance value. In Mode 0, the macrocell flipflop is clocked by its global clock input signal.

In Mode 1, the output enable buffer is always enabled, and the macrocell register can be triggered by an array clock signal generated by a product term. This mode allows registers to be individually clocked by any signal on the AND array. With both true and complement signals in the AND array, the register can be configured to trigger on a rising or falling edge. This product-term-controlled clock configuration also supports gated clock structures.



#### Mode 0





![](_page_7_Figure_5.jpeg)

### **Feedback Select**

Each macrocell in a Classic device provides feedback selection that is controlled by the feedback multiplexer. This feedback selection allows the designer to feed either the macrocell output or the I/O pin input associated with the macrocell back into the AND array. The macrocell output can be either the Q output of the programmable register or the combinatorial output of the macrocell. Different devices have different feedback multiplexer configurations. See Figure 3.

![](_page_7_Figure_8.jpeg)

![](_page_7_Figure_9.jpeg)

EP610, EP610I, EP910, and EP910I devices have a global feedback configuration; either the macrocell output ( $Q$ ) or the I/O pin input ( $I/O$ ) can feed back to the AND array so that it is accessible to all other macrocells.

EP1810 macrocells can have either of two feedback configurations: quadrant or dual. Most macrocells in EP1810 devices have a quadrant feedback configuration; either the macrocell output or  $I/O$  pin input can feed back to other macrocells in the same quadrant. Selected macrocells in EP1810 devices have a dual feedback configuration: the output of the macrocell feeds back to other macrocells in the same quadrant, and the I/O pin input feeds back to all macrocells in the device. If the associated I/O pin is not used, the macrocell output can optionally feed all macrocells in the device. In this case, the output of the macrocell passes through the tri-state buffer and uses the feedback path between the buffer and the  $I/O$  pin.

#### **Design Security** Classic devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a proprietary design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because data within configuration elements is invisible. The security bit that controls this function and other program data is reset only when the device is erased.

## **Timing Model**

Device timing can be analyzed with the MAX+PLUS II software, with a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 4. Devices have fixed internal delays that allow the user to determine the worst-case timing for any design. The MAX+PLUS II software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for systemlevel performance evaluation.

![](_page_8_Figure_6.jpeg)

### **Figure 5. Classic Switching Waveforms**

![](_page_9_Figure_2.jpeg)

#### **Turbo Bit** Many Classic devices contain a programmable Turbo  $Bit^{TM}$  option to control the automatic power-down feature that enables the low-standby-**Option** power mode. When the Turbo Bit option is turned on, the low-standbypower mode is disabled. All AC values are tested with the Turbo Bit option turned on. When the device is operating with the Turbo Bit option turned off (non-Turbo mode), a non-Turbo adder must be added to the appropriate AC parameter to determine worst-case timing. The non-Turbo adder is specified in the "AC Operating Conditions" tables for each Classic device that supports the Turbo mode.

## **Generic Testing**

Classic devices are fully functionally tested. Complete testing of each programmable EPROM configuration element and all internal logic elements before and after packaging ensures 100% programming yield. See Figure 6 for AC test measurement conditions. These devices also contain on-board logic test circuitry to allow verification of function and AC specifications during standard production flow.

### **Figure 6. AC Test Conditions**

![](_page_10_Figure_5.jpeg)

# **Device Programming**

Classic devices can be programmed on 486- and Pentium-based PCs with the MAX+PLUS II Programmer, an Altera Logic Programmer card, the MPU, and the appropriate device adapter. The MPU performs continuity checking to ensure adequate electrical contact between the adapter and the device.

![](_page_11_Picture_1.jpeg)

Rochester EPLD devices normally sold in the un-configured state are tested using the original manufacturer's test software to guarantee the data sheet specifications. In some cases, EPLD devices can be configured to the customer's design and fully tested as such.

Notes:

# EP610 EPLD

## **Features**

- High-performance, 16-macrocell Classic EPLD
	- Combinatorial speeds with  $t_{\rm PD}$  as fast as 10 ns
	- Counter frequencies of up to 100 MHz  $\overline{\phantom{0}}$
	- Pipelined data rates of up to 125 MHz
- Programmable I/O architecture with up to 20 inputs or 16 outputs  $\mathbb{R}^3$ and 2 clock pins
- $\blacksquare$ EP610 and EP610I devices are pin-, function-, and programming file-compatible
- Programmable clock option for independent clocking of all registers **The State**
- **I** Macrocells individually programmable as  $D$ ,  $T$ , JK, or SR flipflops, or for combinatorial operation
- Available in the following packages (see Figure 7):  $\mathcal{L}_{\mathcal{A}}$ 
	- 24-pin small-outline integrated circuit (plastic SOIC only)
	- 24-pin ceramic and plastic dual in-line package (CerDIP and PDIP)
	- 28-pin plastic J-lead chip carrier (PLCC)

### Figure 7. EP610 Package Pin-Out Diagrams

Package outlines not drawn to scale. Windows in ceramic packages only.

![](_page_12_Figure_17.jpeg)

# General **Description**

EP610 devices have 16 macrocells, 4 dedicated input pins, 16 I/O pins, and 2 global clock pins (see Figure 8). Each macrocell can access signals from the global bus, which consists of the true and complement forms of the dedicated inputs and the true and complement forms of either the output of the macrocell or the  $I/O$  input. The CLK1 signal is a dedicated global clock input for the registers in macrocells 9 through 16. The CLK2 signal is a dedicated global clock input for registers in macrocells 1 through 8.

### Figure 8. EP610 Block Diagram

Numbers without parentheses are for DIP and SOIC packages. Numbers in parentheses are for J-lead packages.

![](_page_13_Figure_5.jpeg)

Figure 9 shows the typical supply current  $(I_{CC})$  versus frequency of EP610 devices.

![](_page_13_Figure_7.jpeg)

![](_page_14_Figure_1.jpeg)

Drive characteristics may exceed shown curves.

![](_page_14_Figure_3.jpeg)

# **Operating Conditions**

Tables 2 through 7 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for EP610 and EP610I devices.

![](_page_15_Picture_24.jpeg)

![](_page_15_Picture_25.jpeg)

![](_page_15_Picture_26.jpeg)

![](_page_16_Picture_22.jpeg)

#### Table 6. EP610 Device I<sub>CC</sub> Supply Current Note (1), (9)

![](_page_16_Picture_23.jpeg)

#### Table 7. EP610I Device I<sub>CC</sub> Supply Current Note (9)

![](_page_16_Picture_24.jpeg)

- Numbers in parentheses are for industrial-temperature-range devices.  $(1)$
- The minimum DC input is  $-0.3$  V. During transitions, the inputs may undershoot to  $-2.0$  V (EP610) or  $(2)$  $-0.5$  V (EP610I) or overshoot to 7.0 V (EP610) or V<sub>CC</sub> + 0.5 V (EP610I) for input currents less than 100 mA and periods less than 20 ns.
- $(3)$ For EP610 devices, maximum V<sub>CC</sub> rise time is 50 ms. For EP610I devices, maximum V<sub>CC</sub> rise time is unlimited with monotonic rise.
- $(4)$ For EP610-15 and EP610-20 devices:  $t_R$  and  $t_F$  = 40 ns. For EP610-15 and EP610-20 clocks:  $t_R$  and  $t_F = 20$  ns.
- These values are specified in Table 3  $(5)$
- $(6)$ The I<sub>OH</sub> parameter refers to high-level TTL or CMOS output current; the I<sub>OL</sub> parameter refers to low-level TTL output current.
- This parameter does not apply to EP610I devices.  $(7)$
- $(8)$ The device capacitance is measured at  $25^{\circ}$  C and is sample-tested only.
- Typical values are for  $T_A = 25^\circ$  C and  $V_{CC} = 5$  V.  $(9)$
- (10) When the Turbo Bit option is not set (non-Turbo mode), EP610 devices enter standby mode if no logic transitions occur for 100 ns after the last transition. When the Turbo Bit option is not set, EP610I devices enter standby mode if no logic transitions occur for 75 ns after the last transition.
- (11) Measured with a device programmed as a 16-bit counter.

![](_page_18_Picture_12.jpeg)

![](_page_18_Picture_13.jpeg)

Specification Number EP610\_910\_1810-CI (AT) Rev B

![](_page_19_Picture_14.jpeg)

Tables 10 and 11 show the timing parameters for EP610-25, EP610-30 and EP610-35 devices.

![](_page_19_Picture_15.jpeg)

![](_page_20_Picture_52.jpeg)

Г

- These values are specified in Table 3  $(1)$
- $(2)$ The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.
- $(3)$ Sample-tested only for an output change of 500 mV.
- $(4)$ The f<sub>MAX</sub> values represent the highest frequency for pipelined data.
- $(5)$ Measured with a device programmed as a 16-bit counter.
- $(6)$ Sample-tested only. This parameter is a guideline based on extensive device characterization. This parameter applies for both global and array clocking.

٦

![](_page_21_Picture_10.jpeg)

![](_page_22_Picture_67.jpeg)

#### $\overline{\phantom{a}}$  $\sim$  $F = 1$  $\sim$   $\sim$   $\overline{a}$  $\overline{a}$

#### Notes to tables:

- These values are specified in Table 3  $(1)$
- $(2)$ The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.
- $(3)$ Sample-tested only for an output change of 500 mV.
- The  $f_{MAX}$  values represent the highest frequency for pipelined data.  $(4)$
- Measured with a device programmed as a 16-bit counter.  $(5)$
- $(6)$ Sample-tested only. This parameter is a guideline based on extensive device characterization. This parameter applies for both global and array clocking.

![](_page_23_Picture_1.jpeg)

Rochester EPLD devices normally sold in the un-configured state are tested using the original manufacturer's test software to guarantee the data sheet specifications. In some cases, EPLD devices can be configured to the customer's design and fully tested as such.

Notes:

# EP910 EPLD

# **Features**

- High-performance, 24-macrocell Classic EPLD  $\mathbb{R}^n$ 
	- Combinatorial speeds with  $t_{\rm PD}$  as fast as 12 ns
	- Counter frequencies of up to 76.9 MHz -
	- Pipelined data rates of up to 125 MHz
- Programmable I/O architecture with up to 36 inputs or 24 outputs  $\mathcal{L}^{\mathcal{L}}$
- EP910 and EP910I devices are pin-, function-, and programming file- $\mathcal{C}^{\mathcal{A}}$ compatible
- $\mathbb{R}^n$ Programmable clock option for independent clocking of all registers
- Macrocells individually programmable as D, T, JK, or SR flipflops, or **The Contract of Street** for combinatorial operation
- Available in the following packages (see Figure 11)
	- 44-pin plastic J-lead chip carrier (PLCC)
	- 40-pin ceramic and plastic dual in-line packages (CerDIP and PDIP)

![](_page_24_Figure_14.jpeg)

![](_page_24_Figure_15.jpeg)

Package outlines are not drawn to scale. Windows in ceramic packages only.

# General **Description**

EP910 devices can implement up to 450 usable gates of SSI and MSI logic functions. EP910 devices have 24 macrocells, 12 dedicated input pins, 24 I/O pins, and 2 global clock pins. Each macrocell can access signals from the global bus, which consists of the true and complement forms of the dedicated inputs and the true complement forms of either the output of the macrocell or the I/O input. The CLK1 and CLK2 signals are the dedicated clock inputs for the registers in macrocells 13 through 24 and 1 through 12, respectively.

### Figure 12. EP910 Block Diagram

Numbers without parentheses are for DIP packages. Numbers in parentheses are for J-lead packages.

![](_page_25_Figure_5.jpeg)

Figure 13. I<sub>CC</sub> vs. Frequency of EP910 Devices

![](_page_26_Figure_2.jpeg)

Figure 14 shows the typical output drive characteristics of EP910 devices.

![](_page_26_Figure_4.jpeg)

Drive characteristics may exceed shown curves.

![](_page_26_Figure_6.jpeg)

# **Operating Conditions**

Tables 14 through 18 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for EP910 and EP910I devices.

![](_page_27_Picture_29.jpeg)

![](_page_27_Picture_30.jpeg)

Table 16. EP910 & EP910I Device DC Operating Conditions Notes (5), (6)

![](_page_27_Picture_31.jpeg)

![](_page_28_Picture_93.jpeg)

![](_page_28_Picture_94.jpeg)

![](_page_28_Picture_95.jpeg)

- $(1)$ Numbers in parentheses are for industrial-temperature-range devices.
- $(2)$ The minimum DC input is  $-0.3$  V. During transitions, the inputs may undershoot to  $-2.0$  V (EP910) or
- $(3)$  $-0.5$  V (EP910I) or overshoot to 7.0 V (EP910) or V<sub>CC</sub> + 0.5 V (EP910I) for input currents less than 100 mA and periods less than 20 ns.

Maximum V<sub>CC</sub> rise time for EP910 devices = 50 ms; for EP910I devices, maximum V<sub>CC</sub> rise time is unlimited with  $(4)$ monotonic rise.

- For all clocks:  $t_R$  and  $t_F$  = 100 ns (50 ns for the industrial-temperature-range version).
- $(5)$ These values are specified in Table 15
- $(6)$ The device capacitance is measured at  $25^{\circ}$  C and is sample-tested only.
- $(7)$ The I<sub>OH</sub> parameter refers to high-level TTL or CMOS output current; the I<sub>OL</sub> parameter refers to low-level TTL
- $(8)$ output current.
- This parameter does not apply to EP910I devices.
- $(9)$ When the Turbo Bit option is not set (non-Turbo mode), an EP910 device will enter standby mode if no logic
- $(10)$ transitions occur for 100 ns after the last transition, and an EP910I device will enter standby mode if no logic transitions occur for 75 ns after the last transition.

Measured with a device programmed as a 24-bit counter.

![](_page_29_Picture_10.jpeg)

![](_page_30_Picture_46.jpeg)

- These values are specified in Table 15  $(1)$
- The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.  $(2)$
- $(3)$ Sample-tested only for an output change of 500 mV.
- $(4)$ The f<sub>MAX</sub> values represent the highest frequency for pipelined data.
- Measured with a device programmed as a 24-bit counter.  $(5)$
- $(6)$ Sample-tested only. This parameter is a guideline based on extensive device characterization and applies for both global and array clocking.

![](_page_31_Picture_10.jpeg)

![](_page_32_Picture_52.jpeg)

Г

- $(1)$ These values are specified in Table 15
- The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.  $(2)$
- $(3)$ Sample-tested only for an output change of 500 mV.
- $(4)$ The f<sub>MAX</sub> values represent the highest frequency for pipelined data.
- Measured with a device programmed as a 24-bit counter.  $(5)$
- Sample-tested only. This parameter is a guideline based on extensive device characterization and applies for both  $(6)$ global and array clocking.

٦

![](_page_33_Picture_1.jpeg)

Rochester EPLD devices normally sold in the un-configured state are tested using the original manufacturer's test software to guarantee the data sheet specifications. In some cases, EPLD devices can be configured to the customer's design and fully tested as such.

Specification Number EP610\_910\_1810-CI (AT) Rev B

# EP1810 EPLD

![](_page_34_Figure_2.jpeg)

Figure 15. EP1810 Package Pin-Out Diagrams

![](_page_34_Figure_4.jpeg)

# General **Description**

The EP1810 device offers LSI density, TTL-equivalent speed, and low-power consumption. EP1810 devices have 48 macrocells, 16 dedicated input pins, and 48 I/O pins. EP1810 devices are divided into four quadrants, each containing 12 macrocells. Of the 12 macrocells in each quadrant, 8 have quadrant feedback and are "local" macrocells. The remaining 4 macrocells in the quadrant are "global" macrocells. Both local and global macrocells can access signals from the global bus, which consists of the true and complement forms of the dedicated inputs and the true and complement forms of the feedbacks from the global macrocells.

EP1810 devices also have four dedicated inputs (one in each quadrant) that can be used as quadrant clock inputs. If the dedicated input is used as a clock pin, the input feeds the clock input of all registers in that particular quadrant.

### Figure 16. EP1810 Block Diagram

**Quadrant A Quadrant D**  $2(F1)$  $(E1) 68$ Macrocell 48 Macrocell 1  $3(62)$  $(E2) 67$  $\overline{\phantom{a}}$  $\overline{\phantom{a}}$ Macrocell 47 Macrocell 2  $4(61)$  $(D1) 66$ ↔ ↔ Macrocell 46 Macrocell 3 Bus-Quadrant D Bus-Quadrant A  $(D2) 65$  $5(H2)$ ↔ Macrocell 45 Macrocell 4 ↔  $6(H1)$  $\overline{\phantom{a}}$ Macrocell 44  $(C1) 64$  $\hbox{\small\bf +}$ Macrocell 5  $7(J2)$  $\overline{\phantom{a}}$ Macrocell 43  $(C2) 63$ ↔ Macrocell 6  $(B1) 62$  $8(J1)$ Macrocell 42 Macrocell 7 ↔ ↔  $9( K1)$ Macrocell 41 (B2) 61 Macrocell 8 d ↔ Local Local 10 (K2) Macrocell 9 ↔ ↔ Macrocell 40  $(A2) 60$ ↔ 11  $(L2)$ Macrocell 10  $\overline{\phantom{a}}$  $\overline{\phantom{0}}$ ↔ ↔ Macrocell 39  $(A3) 59$ Macrocell 38 12 (K3) Macrocell 11  $\overline{\phantom{a}}$  $\leftrightarrow$ ↔  $\overline{\phantom{a}}$ (B3) 58 Macrocell 37 Macrocell 12 13 $(L3)$ 48  $(A4) 57$ 14 (K4) INPUT [  $\Box$  INPUT (B4) 56 ℀ 15 $(L4)$ **INPUT** [  $\Box$  INPUT  $(A5) 55$ 16 (K5) INPUT [ ?  $\Box$  INPUT (B5) 54 Global X 17 $(L5)$ INPUT/CLK1 [ INPUT/CLK4  $(A6) 53$ **Bus** ? 19 (L6) INPUT/CLK2 [  $(A7) 51$ INPUT/CLK3 g **INPUT** 20 (K7) (B7) 50  $\Box$  INPUT ⋞ 21 (L7) **INPUT** [  $(AB) 49$  $\Box$  INPUT 22 (K8) **INPUT** ⋞  $(B8) 48$  $\Box$  INPUT **Quadrant B Quadrant C** Macrocell 36  $(A9) 47$ 23 (L8) Macrocell 13 ↔ ↔ 24 (K9) Macrocell 35 (B9) 46 Macrocell 14  $\leftrightarrow$  $\overline{\phantom{0}}$ ↔ ↔ 25 (L9) (A10) 45 Macrocell 15 ↔ ↔ Macrocell 34 d  $\circ$ **Bus-Quadrant B** 26(L10) (B10) 44 Macrocell 16 ↔ ↔ Macrocell 33 -Quadrant 27(K10) Macrocell 17 Macrocell 32 (B11) 43 ↤  $28(K1)$ Macrocell 18 Macrocell 31  $(C11)42$  $\overline{\phantom{a}}$  $\overline{\phantom{0}}$ 29(J10)  $Bus$  $(C10)$  41 Macrocell 19 Macrocell 30  $\overline{\phantom{a}}$ 4  $30($ J1 $)$ Macrocell 29  $(D11)40$ Macrocell 20 4 ⊌  $Local$  $Local$ 31(H10) (D10) 39 Macrocell 21 Macrocell 28  $\overline{\phantom{a}}$  $32(H1)$ Macrocell 27 (E11) 38 Macrocell 22  $\leftrightarrow$  $\overline{\phantom{a}}$ 33(G10) Macrocell 23 Macrocell 26 (E10) 37  $\overline{\phantom{a}}$ d  $34(G1)$ Macrocell 24 Macrocell 25  $(F11)36$ 

Pin numbers are for J-lead packages. Pin numbers in parentheses are for PGA packages.

 $\mathcal{L}_{\mathcal{A}}$ Global Macrocells

 $\Box$ **Local Macrocells** 

![](_page_37_Figure_1.jpeg)

Figure 18 shows the output drive characteristics of EP1810 devices.

### **Figure 18. Output Drive Characteristics of EP1810 Devices**

Drive characteristics may exceed shown curves.

![](_page_37_Figure_5.jpeg)

EP1810-35 & EP1810-45 EPLDs

# **Operating Conditions**

Tables 23 through 27 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for EP1810 devices.

Table 23. EP1810 Device Absolute Maximum Ratings Notes $(1)$									
Symbol	<b>Parameter</b>	<b>Conditions</b>	Min	Max	<b>Unit</b>				
$V_{\rm CC}$	Supply voltage	With respect to ground (2)	$-2.0(-0.5)$	7.0	v				
$V_{I}$	DC input voltage	With respect to ground (2)	$-2.0(-0.5)$	7.0	V				
$I_{MAX}$	DC $V_{CC}$ or ground current		$-300 (-400)$	300 (400)	mA				
$I_{\text{OUT}}$	DC output current, per pin		$-25$	25	mA				
$\mathsf{T}_{\text{STG}}$	Storage temperature	No bias	$-65$	150	$^{\circ}$ C				
$T_{\sf AMB}$	Ambient temperature	Under bias	$-65$	135	$^{\circ}$ C				
$T_{\rm J}$	Junction temperature	Ceramic packages, under bias		150	$^{\circ}$ C				
		Plastic packages, under bias		135	$^{\circ}$ C				

**Table 24. EP1810 Device Recommended Operating Conditions** Notes (1)

![](_page_38_Picture_30.jpeg)

![](_page_38_Picture_31.jpeg)

Table 26. EP1810 Device Capacitance Notes (8)									
Symbol	<b>Parameter</b>	<b>Conditions</b>	Min	Max	Unit				
$C_{IN}$	Input pin capacitance	$V_{IN} = 0 V$ , f = 1.0 MHz		20	pF				
$C_{IO}$	I/O pin capacitance	$V_{\text{OUT}} = 0 \text{ V}$ , f = 1.0 MHz		20	рF				
C <sub>CLK1</sub>	$CCLK1$ pin capacitance	$V_{IN} = 0 V$ , f = 1.0 MHz		25	рF				
C <sub>CLK2</sub>	$CCLK2$ pin capacitance	$V_{IN} = 0 V$ , f = 1.0 MHz		160	pF				

Table 27. EP1810 Device I<sub>CC</sub> Supply Current Notes (1), (5), (6)

![](_page_39_Picture_86.jpeg)

- $(1)$ Numbers in parentheses are for industrial-temperature-range devices.
- $(2)$ The minimum DC input is  $-0.3$  V. During transitions, the inputs may undershoot to  $-2.0$  V or overshoot to 7.0 V for input currents less than 100 mA and periods less than 20 ns.
- $(3)$ Maximum  $V_{CC}$  rise time is 50 ms.
- $(4)$ For EP1810 clocks:  $t_R$  and  $t_F = 100$  ns (50 ns for industrial-temperature-range versions).
- $(5)$ Typical values are for  $T_A = 25^\circ$  C and  $V_{CC} = 5$  V.
- $(6)$ These values are specified in Table 24
- $(7)$ The I<sub>OH</sub> parameter refers to high-level TTL or CMOS output current; the I<sub>OL</sub> parameter refers to low-level TTL output current.
- The device capacitance is measured at  $25^{\circ}$  C and is sample-tested only.  $(8)$
- Measured with a device programmed as four 12-bit counters.  $(9)$

![](_page_40_Picture_14.jpeg)

## Table 29. EP1810-20 and EP1810-25 Internal Timing Parameters

![](_page_40_Picture_15.jpeg)

![](_page_41_Picture_14.jpeg)

## Table 31. EP1810-35 & EP1810-45 Internal Timing Parameters

![](_page_41_Picture_15.jpeg)

- These values are specified in Table 24  $(1)$
- The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.  $(2)$
- Measured with a device programmed as four 12-bit counters.  $(3)$
- Sample-tested only. This parameter is a guideline based on extensive device characterization. This parameter  $(4)$ applies for both global and array clocking.
- The  $f_{MAX}$  values represent the highest frequency for pipelined data.  $(5)$
- Sample-tested only for an output change of 500 mV.  $(6)$

# Pin-Out **Information**

Table 32 provides pin-out information for EP1810 devices in 68-pin PGA packages.

### Table 32. EP1810 PGA Pin-Outs

![](_page_42_Picture_61.jpeg)

![](_page_43_Picture_1.jpeg)

Rochester EPLD devices normally sold in the un-configured state are tested using the original manufacturer's test software to guarantee the data sheet specifications. In some cases, EPLD devices can be configured to the customer's design and fully tested as such.

# **EP6001 Classic EPLD**

### **Features**

- **Q** Formerly Intel's 5C060 device
- High-performance, 16-macrocell Classic EPLD
	- Combinatorial speeds with  $t_{PD} = 45$  ns  $\overline{\phantom{a}}$
	- Counter frequencies up to 22.2 MHz  $\overline{\phantom{a}}$
	- Pipelined data rates up to 26.3 MHz
- Pin-, function-, and programming file-compatible with Altera's EP610 EPLDs
- $\Box$  Programmable I/O architecture with up to 20 inputs or 16 outputs
- $\Box$  Macrocells individually programmable as D, T, JK, or SR flipflops, or for combinatorial operation
- $\Box$  Available in windowed ceramic and one-time-programmable plastic packages:
	- 24-pin dual in-line packages (CerDIP and PDIP)
	- 28-pin plastic J-lead chip carrier (PLCC)

### EP600I Classic EPLD

#### Data Sheet Supplement

#### **Absolute Maximum Ratings** See Operating Requirements for Altera Devices in the current Altera Data Book.

![](_page_45_Picture_38.jpeg)

#### **Recommended Operating Conditions**

![](_page_45_Picture_39.jpeg)

#### **DC Operating Conditions** Note (5)

![](_page_45_Picture_40.jpeg)

#### Capacitance Note  $(5)$

![](_page_45_Picture_41.jpeg)

#### Data Sheet Supplement

### EP600I Classic EPLD

#### **AC Operating Conditions** Note (5)

![](_page_46_Picture_23.jpeg)

![](_page_46_Picture_24.jpeg)

![](_page_46_Picture_25.jpeg)

 $(5)$ 

- (1) Voltage is with respect to GND.
- The minimum DC input is -0.5 V. During transitions, the inputs may undershoot  $(2)$ to -2.0 V or overshoot to +7.0 V for periods less than 20 ns under no-load conditions.
- This parameter is under bias. Extended temperature versions are also available.  $(3)$
- For all Clocks:  $t_R$  and  $t_F = 250$  ns (maximum).  $(4)$ 
	-
	- Operating conditions:  $T_A = 0^\circ \text{ C}$  to  $70^\circ \text{ C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 5\%$  for commercial use.<br>  $T_A = -40^\circ \text{ C}$  to  $85^\circ \text{ C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$  for industrial use.<br>  $T_C = -55^\circ \text{ C}$  to  $125^\circ \text{ C}$ ,  $V_{CC} = 5.0 \text{ V$ 
		-
- Absolute values with respect to device GND; all over- and undershoots due to  $(6)$ system or tester noise are included.
- When the Turbo Bit is not set (non-turbo mode), device enters standby mode  $(7)$ approximately 100 ns after the last input transition.
- Measured with a device programmed as a 16-bit counter.  $(8)$
- When the Turbo Bit is not set (non-turbo mode), the non-turbo adder values must  $(9)$ be added to the appropriate AC parameter to determine worst-case timing.
- (10) The t<sub>PZX</sub> and t<sub>PXZ</sub> parameters are measured at  $\pm 0.5$  V from steady state voltage as driven by the output load specification;  $t_{PZX}$  is measured with  $C_L = 5$  pF.

Rochester Electronics guarantees performance of its semiconductor products to the original OEM specifications. "Typical" values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing. Rochester Electronics reserves the right to make changes without further notice to any specification herein.