

acam-messelectronic gmbH

is now

Member of the ams Group

The technical content of this acam-messelectronic document is still valid.

Contact information:

Headquarters:

ams AG Tobelbaderstrasse 30 8141 Unterpremstaetten, Austria Tel: +43 (0) 3136 500 0 e-Mail: ams_sales@ams.com

Please visit our website at **www.ams.com**

PCapÿ2A

Single-chip Solution for Capacitance Measurement Volume 1: General Data and Front-end Description

May 29, 2014, Version 1.6 Document-No: DB_PCapØ2A_Vol1_en.pdf

Published by acam-messelectronic gmbh

©acam-messelectronic gmbh 2014

Limitation of Liability/ Warranty/ Copyright

The information and data contained in this document are believed to be accurate and reliable. acam assumes no liability for errors and gives no warranty representation or guarantee regarding the suitability of its products for any particular purpose due to these specifications. Any information and data which may be provided in the document can and do vary in different applications, and actual performance may vary over time. All operating parameters must be validated for each customer application by customers' technical experts.

The information contained therein may be protected by copyright, patent, trademark and/or other intellectual property rights of acam. acam does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

acam reserves the right to review this document and to make changes to the document's content at any time without obligation to notify any person or entity of such revision or changes. "Preliminary" product information describes a product which is not in full production so that full information about the product is not available yet.

Do not use our products in life-supporting systems, aviation and aerospace applications! Unless explicitly agreed to otherwise in writing between the parties, acam' products are not designed, intended or authorized for use as components in systems intended for surgical implants into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the product could create a situation where personal injury or death could occur.

No part of this publication may be reproduced, photocopied, stored on a retrieval system or transmitted without the express written consent of acam.

PICDTURN are registered trademarks of acam. All other brand and product names in this All rights not expressly granted remain reserved by acam. **HEHM, PICOSTRAIN, PICOCAP** and document are trademarks or service marks of their respective owners.

Support / Contact

For a complete listing of Direct Sales, Distributor and Sales Representative contacts, visit the acam web site at:

<http://www.acam.de/sales/distributors/>

For technical support you can contact the acam support team in the headquarters in Germany or the Distributor in your country. The contact details of acam in Germany are:

support@acam.de or by phone +49-7244-74190.

Content

1 Overview

PCapØ2Y is a capacitance-to-digital converter (CDC) with integrated digital signal processor (DSP) for on-chip data post-processing. Its front end is based on acam's patented PICDCAP® principle. This conversion principle offers outstanding flexibility with respect to power consumption, resolution and speed. This datasheet describes PCapØ2A, in its basic converter functionality. The DSP description is reduced to the standard firmware that calculates pure capacitance ratios. A detail ed DSP and memory description is given in datasheet volume 2. PCapØ2 can be used for single and differential sensors in grounded and floating application. Compensation of internal and external stray capacitance is implemented as well as for parallel resistance. Additionally, the temperature can be measured by means of internal thermistors or external sensors.

1.1 Features

- **•** Digital measuring principle in CMOS technology
- Up to 8 capacitances in grounded mode
- Up to 4 capacitances in floating mode (potential- free and with zero bias voltage)
- **Integrated reference capacitance 1 pF to** 31 pF
- **Integrated discharge resistors up to** 1 MOhm
- Compensation of internal (grounded) and external parasitic capacities (floating)
- **Pre-charge option for slow charging**
- Self-test capability for differential sensors
- High resolution: up to 15 aF at 2.5 Hz and 10 pF base capacitance or, 17 bit resolution at 5 Hz with 100 pF base capacitance and 10 pF excitation
- High measurement rate: up to 500 kHz
- **Extremely low current consumption** possible: Down to 2.5 μA at 2.5 Hz with 13.1 bit resolution
- **High stability with temperature, low** offset drift (down to 20 aF per Kelvin), low gain drift when all compensation options are activated.
- **Dedicated ports for precision** temperature measurement (with Pt1000 sensors, the resolution is 0.005 K)
- **Serial interface (SPI or IIC compatible)**
- Two 10/12/14/16 bit PDM/PWM outputs for analog interfaces
- **Self-boot capability**
- Single power supply $(2.1 \text{ to } 3.6 \text{ V})$, integrated 1.8 V regulator for improved PSRR.
- **Integrated voltage measurement**
- No need for a clock
- **RISC processor core using Harvard architec**ture:
- 128 x 48/24 bit RAM Data (80x48 free)
- 4k x 8 bit SRAM program memory for high-speed operation (40 to 85 MHz)
- 4k (+4k for ECC)x 8 bit OTP (one-time programmable) program memory for normal speed operation (up to 40 MHz)
- **128 byte EEPROM for calibration data** and user data (serial number etc.)

\blacksquare PICOCAP®

1.2 Applications

- **Humidity sensors**
- **Position sensors**
- **Pressure sensors**
- **Force sensors**
- Acceleration sensors
- **Inclination sensors**
- **Tilt sensors**
- **Angle sensors**
- Wireless applications
- **Level sensors**
- Microphones
- **MEMS** sensors

1.3 Blockdiagram

Figure 1-1 Blockdiagram

2 Characteristics & Specifications

2.1.1 Absolute Maximum Ratings

2.1.2 Recommended Operating Conditions

Table 2-1 Operating conditions

2.2 CDC Precision

2.2.1 RMS Noise and Resolution vs. Output Data Rate

Table 2-2 Typical capacitive noise & resolution vs. output data rate, 10 pF base + 1 pF span, fast settle, MR1, $V = 3.0 V$

The table gives the root mean-square (RMS) noise in aF as a function of output data rate in Hz, measured at 3.0 V supply voltage using the maximum possible sample size for inchip averaging at the minimum possible cycle time. Bit values are calculated as a binary logarithm of noise over the span (BITs = ln(span/noise)/ln(2)). The measurements have been done with the PCapØ2 evaluation board, with fixed COG ceramic capacitors.

Both, sensor and reference are connected "floating" or "grounded", as indicated. When floating, compensation mechanisms for both internal and external stray capacitances are activated, when grounded, internal ones only.

2.2.2 RMS Noise vs. Supply Voltage

Figure x RMS Noise vs. Supply Voltage – to follow

Note: Buffer capacitors of sufficient capacitance are mandatory for good measurement quality. We recommend to use minimum 10 µF C0G for VDD33 and 4.7 µF for VDD18_OUT.

2.2.3 Voltage-Dependent Offset and Gain Error (PSRR)

Figure x Gain Error in % vs. Supply Voltage (Power Supply Rejection Ratio) – to follow

2.2.4 Temperature-Dependent Offset and Gain Error

Values typical at 3V:

Gain drift: 10 ppm / K Offset drift: 20 aF / K

Gain and offset drift have been determined with a 10 pF base capacitance (C0G), both reference and sensor, connected in floating mode. Temperature range was from -20°C to +60°C.

2.3 RDC Precision

Table 2-3 Thermoresistive coefficients Tk at 20 °C

Table 2-4 Noise with internal Al/PolySi at 20 °C

(*) after linearization in post-processing software

Linearity error internal temperature sensor: typ. 100mK

Member of the ams Group

2.4 Oscillators

2.4.1 Internal RC-Oscillator

The integrated RC-Oscillator can be set in the range between 10 kHz and 200 kHz, in which 50 kHz is the standard setting (see Register 3 description) and section 5.3.

The nominal frequency e.g. 50 kHz has a standard deviation of $+/-20$ % over parts.

More than that, the internal oscillator depends on voltage and temperature.

2.4.2 External Oscillators

Alternatively, the PCapØ2 can be operated with a precise and stable clock by applying an external 32.768 kHz quartz oscillator. Further, the PDM outputs provide a precise frequencymodulated signal for a measured value (e.g., humidity or pressure). The frequency range is set by the offset and slope in the parameter registers.

Figure 2-1

Configuration:

It is also possible to provide an external low-frequency square wave clock signal at the OXOUT pin (3.6 V max.). Pin OXIN has to be connected to GND.

(permanent)

Figure 2-2

2.5 Power Consumption

Table 2-5 Total current I [μA] as a function of conversion rate (CONV_TIME) and resolution (C_AVRG) in triggered mode

Temperature measurement in addition to capacitive measurement will add between 2 and 10 μA approximately, depending on speed. Total consumption values below 30 μA may be obtained only when driving the on-chip 1.8 volts core supply generator in an energy-saving mode; ultimate microampere savings also demand to slow down the DSP.

PICOCAP[®] and the contract of the contract of the PCapØ2A

2.6 Package Information

2.6.1 Dice - Pad Layout

Die dimensions: 2.01 mm x 2.01 mm with pad pitch 120 μm, pad opening is 85 μm x 85 μm, Thickness 290 µm.

Figure 2-3 Pad positions on die

2-2 acam messelectronic gmbh - Friedrich-List-Str.4 - 76297 Stutensee - Germany - www.acam.de

2.7 QFN Packages

Figure 2-4 QFN32 package dimensions

Dimensioning and tolerances acc. to ASME Y14.5M-1994

Landing pattern (dimensions in [mm]):

Caution: Center pad is internally connected to GND. No wires other than GND are allowed underneath.

It is recommended to not use the center pad. Too much solder paste could reduce solder quality.

Suitable socket:

e.g. Plastronics 32QN50S15050D

Thermal resistance: Roughly 28 K/W (value just for reference).

Environmental: The package is RoHS compliant and does not contain any critical materials according to REACH regulation (EG) No. 1907/2006.

Moisture Sensitive Level (MSL): Based on JEDEC 020 Moisture Sensitivity Level definition the PCapØ2 is classified as MSL 3.

Soldering Temperature Profile

The temperature profile for infrared reflow furnace (in which the temperature is the resin's surface temperature) should be maintained within the range described below.

Figure 2-8: Soldering profile

2.7.1 Pin-Out QFN32

Figure 2-5 QFN32 Pin-out

The center pad on the bottom of the QFN package is internally connected to GND.

Connecting to ground on the PCB is not mandatory, and for reliable soldering it should not be connected.

2.7.3 Pin/Pad Assignment

Table 2-7 Pin Description

2.7.4 Typical Schematics

Figure 2-6 Typical schematics, I²C interface, internal references.

Member of the ams Group

3 Converter Frontend

The device uses "discharge time measurement" as a principle for measuring either capacitance (CDC unit) or resistance (RDC unit). It addresses all ports (PC...,PT...) in time multiplex, CDC and RDC measurements possibly running in parallel. The time measurement is done by means of a high-resolution TDC (time-to-digital converter).

3.1 CDC, Capacitance-to-Digital Converter

3.1.1 Measuring Principle

In PCapØ2 capacitance measurement is done by measuring discharge times of RCnetworks. The measurements are radiometric. This means the capacitors are compared to a fixed reference or, like in differential sensors, to capacitors with change in opposite direction. Thanks to the short time intervals and special compensation methods, the ratio of discharge times is directly proportional to the ratio of capacitors. The discharge time is defined by the capacitor and the selected discharge resistor.

$$
\frac{\tau_N}{\tau_{ref}} = \frac{C_N}{C_{ref}} \qquad \qquad \tau = k * R * C
$$

3.1.2 Connecting Sensors

PCapØ2 can handle single and differential sensors in grounded or floating connection. Additionally to the known PCap \varnothing 1 options, PCap \varnothing 2 has integrated reference capacitors. Those can be used with single sensors. They are programmable in a range from 1 to 31pF in steps of 1 pF.

Figure 3-1 Connecting sensors

PICOCAP[®] and the contract of the contract of the PCapØ2A

3.1.3 Discharge Resistors

The PCapØ2A has two sets of discharge resistors already integrated. One resistor set (10k, 30k, 90k, 180k, 1000k) is for measurements on port PC0 to PC3 and the internal reference ports PC8 and PC9. The other resistor set (10k, 30k, 90k, 180k) is for ports PC4 to PC7. This way, it is possible to measure different sensors with strongly deviated capacitance like pressure and humidity with one and the same chip. The resistors are selected by parameters RCHG_xxx.

Figure 3-2 Integrated discharge resistors

Some applications like humidity sensors may demand a very slow discharge. For this reason the 1 MOhm discharge resistor is integrated. It is selected by RDCHG 1MEG EN.

For big capacitances there is the possibility to use an external discharge resistor.

3.1.4 Cycle

In PCapØ2 the measuring principle was greatly improved by introducing a pre-charge phase. In the very first step, the capacitor is charged up via a series resistor to a level close to Vdd. The resistor reduces the charge current and reduces the mechanical stress on the sensing capacitor. This can be necessary in some MEMS applications. In a second step, the capacitor is charged up finally to Vdd without a series resistor. Then, in the third step, the capacitor is discharged via the discharge resistor down to 0V. The CDC measures the time interval until a trigger level is reached. All this is called a single "cycle".

Figure 3-3 Single Cycle Timing

In applications that don't need the slow charge up but high conversion rate, it is possible to disable the pre-charge option and to start charge up directly without any series resistor.

Figure 3-4 Single Cycle, fast charge

In both cases the capacitors are discharged for the full discharge time period and then connected to GND.

Finally, there is an option to operate the chip in $PCapØ1$ compatible mode. This means, as soon as the trigger level of the discharge time measurement is reached, the current port is immediately connected to GND and the next port will be charged up to Vdd.

Figure 3-5 Single Cycle, PCapØ1compatible

3.1.5 Sequence

A "sequence" is made of a set of cycles, namely those for the various active ports as well as combinations of them as given by the compensation measurements. The number and kind of single cycles depends on the way of connecting the sensors, the number of capacitors and the selected compensation options.

For **grounded** sensors, the sequence starts always with PC0 (reference) and then one or more of the other 7 ports. Normally, internal compensation is activated. So the sequence ends with the measurement Cint of the internal stray capacitance/delays . For compensating internal parasitic capacitance and the comparator delay the CDC measures the discharge time with all ports being off (Cint).

For compensating parallel resistances to the capacitors, the CDC measures the discharge time for each capacitor a second time.

The following figure shows the sequence for a grounded sensor with internal compensation and in case of parallel resistance compensation.

Figure 3-6 Sequence for 1 reference & 1 sensor in grounded connection, compensated for internal capacitance, and – one the right side – compensation for parallel resistances

For **floating** sensors, the sequence starts always with PC0/PC1 (reference) , followed by one to three pairs of ports for the sensors. Normally, full compensation (internal and external) is activated.

For compensation of external parasitic capacitances the CDC makes a measurement for each capacitor with both ports being opened. So, for each capacitor 3 measurements are made, e.g. PC0, PC1 and PC0+PC1. In case of parallel-resistance compensation there are 5 measurements for each capacitor. The sequence ends with the internal compensation measurement Cint. The following figures show the sequence for 1 floating sensor with full compensation.

Figure 3-7 Sequence for 1 reference & 1 sensor in floating connection, fully compensated for parasitic capacitances

Figure 3-8 Sequence for 1 reference & 1 sensor in grounded connection, fully compensated for parasitic capacitances and for parallel resistances

3.1.6 Conversion

Finally, the combination of various sequences and delays in between the sequences de fine a single "conversion". At the end of a conversion the measurement results are ready for further processing and readout. The end of the conversion is indicated by flag to the DSP and also the RDC unit.

Figure 3-9 Cycle – Sequence – Conversion

A conversion is triggered from outside the CDC unit:

- By the conversion timer
- Pin triggered
- By the DSP
- By serial interface (opcode).

Once triggered, a conversion is automatically completed, including all fake measurements and all real measurements defined by sample size for averaging. The end of the conversion is indicated to the master (DSP, timer, μ P).

The way conversions follow each other is described by four principal operating modes:

Single conversion, Stretched mode, Conversion timer triggered mode and Continuous mode.

Figure 3-10 Conversion trigger and succession

Note: Single conversion triggered by pin: C_TRIG_SEL = 3 and CONV_TIME = 0

B) Streched mode: C_TRIG_SEL = 0 and CONV_TIME > 0

Ī

C) Conversion timer triggered mode: C_TRIG_SEL = 2 and CONV_TIME > 0

By setting Flag 1 in the PARA8 register, DSP_TRIG_CDC, the CDC can be triggered by the end of the DSP. This has to be implemented in the firmware and is already part in the standard firmware.

3.2 CDC Compensation Options

3.2.1 Internal Compensation

For the internal compensation measurement, both switches A1 and A0 are open. Only the internal parasitic capacitance and the comparator propagation delay will thus be measured.

It is recommended to have internal compensation active in any application. Figure 3-11 Internal compensation measurement

3.2.2 External Compensation

With floating capacitors we have the additional option to compensate external parasitic capacitances against ground. On the PCB, the wire capacitance typically refers to ground. For long wires, it is recommended to use shields which should be grounded at their PCB side.

Figure 3-12 How to connect shielded cables for compensation of the external parasitic capacitances.

Three measurements are necessary for each capacitor in case of floating sensors; this is shown in [Figure 3-13.](#page-25-1)

Figure 3-13 Floating capacitors, external compensation measurements, the three measurements that are made for each floating capacitor.

3.2.3 Parallel Resistance

In some applications the sensor might see a parallel resistance. This resistance is typically caused by dirt or condensation and is changing slowly. In PCapØ2A a compensation method is implemented to get rid of this.

3.2.4 Force Compensation & Self-test

For differential sensors, mainly MEMS, a force compensation method is available. In this mode the inactive electrode is connected to a dummy charge circuit and therefore always has a potential similar to that of the active electrode. The center electrode therefore is almost force free. Because the capacitances are different, the voltage is not the same upon reaching the trigger threshold, so there is a residual force.

This mode can be used for self-test, too. If force compensation is toggled, means measurements with and without compensation are made, then the force on the active electrode varies. The user should see an obvious difference between the measurement results with and without compensation. If not, then the sensor is most likely broken.

3.2.5 DC Balance

When driving floating sensors then the sensors' supply is typically DC free.

With parallel resistance compensation this symmetry would be broken. Therefore, PCapØ2 has the possibility to add dummy measurements so that even with parallel resistance compensation the sensors are operated DC free (set by C_DC_BALANCE).

In applications with grounded sensors the sensors can`t be DC fee by principle.

3.2.6 Gain Correction

Comparable to classical A/D converters, the PCapØ2 shows a gain error. But in case of PCapØ2 the gain error is mainly given by internal parasitic capacitances and the propagation delay of the internal comparator. With internal compensation being active this delay is subtracted from the original measurement. The temperature drift can be approximated linearly and corrected mathematically just by a gain factor. In the standard firmware parameter 8 is reserved for the gain correction factor . The correction factor depends on the discharge time and therefore the RC combination. The firmware has to take this factor into account, like the cdc.h library does. The factor is stored in parameter register 7 as Gain Corr. It has to be evaluated individually for every single application. E.g., with 22 pF and 30 kOhm the correction factor is 1.25.

Empirical method to find the right gain correction factor:

Replace the sensor with a temperature stable capacitor of the same size (ceramic COG) as your reference capacitor. (Therefore: quotient = 1, gain = 0). Set the gain correction factor to 1.0. Put the system (PCapØ2 on PCB) into a temperature chamber and measure the offset drift over temperature. Add an additional temperature stable capacitor to simulate your gain. Measure the gain drift. Increase the gain correction factor and measure the gain drift again. With a gain correction factor >1.0 the gain drift will decrease. If the gain correction factor is set too big then you will see a negative gain drift due to over compensation. The right gain correction factor is found, if the drift is reduced to what you measured at the initial offset drift measurement. Write back the new Gain Corr value into parameter 7 register.

3.3 CDC Important Parameters

3.3.1 Cycle clock

The basic period t_{cycle} that defines the cycle time can be derived from the low frequency oscillator or the high frequency oscillator. It is selected as in $PCapØ1$ by configuration parameters CY CLK SEL (register 11).

Table 3-1 Configure cycle clock, for details see register **[11](#page-58-0)**

3.3.2 Cycle time

The pre-charge, full-charge and discharge times of a single cycle are defined in multiples of tcycle. Those are selected by:

Table 3-2 Configure cycle time, for detailsd see register **[23](#page-60-0)**-**[26](#page-61-0)**

Member of the ams Group

In case that PRECHARGE_TIME = FULLCHARGE_TIME = 0 the timing is similar to PCapØ1. Note: while in PCapØ1 the times are set in 2's complement, in PCapØ2 the times are set linearly and therefore can be set in finer steps.

3.3.3 Sequence

The length of a sequence depends on the kind and number of sensors, the selected compensation methods and the averaging sample size. The following parameters affect the sequence:

Table 3-3 Configure sequence, for details see registers **[10](#page-57-0)** - **[12](#page-59-0)**

3.3.4 Conversion

The duration of a full conversion has a lower limit given by the number of fake measurements, the averaging and eventually an inter-sequence delay:

Table 3-4 Configure conversion, for details see registers **[13](#page-59-1)**ff, **[26](#page-61-0)**

The Start of the next conversion depends on the selection of the measurement trigger. In continuous mode the next conversion follows immediately the previous one. In stretched mode the time interval between two conversions is defined by the conversion timer. Finally, in single conversion mode or pin trigger mode the single conversions are started individually, by serial opcode, by DSP command or by a trigger at a pin. New in PCapØ2 is the possibility that the DSP can select between to configuration settings for averaging, trigger select and conversion timer. This way it can switch between e.g. a scan mode and a measurement mode.

Table 3-5 Configure conversion, for details see registers **[17](#page-59-2)** - **[24](#page-60-1)**

3.4 RDC Resistance-to-Digital Converter

3.4.1 Measuring Principle

In PCapØ2 resistance measurement is done by measuring discharge times. The measurements are ratiometric. This means the temperature-sensitive resistances are compared to fixed references. The ratio of discharge times is directly proportional to the ratio of capacitors. The discharge time is defined by the resistors and the load capacitance.

$$
\frac{\tau_N}{\tau_{ref}} = \frac{R_\theta}{R_{ref}} \qquad \qquad \tau = k * R * C
$$

3.4.2 Connecting Sensors

The chip device has two on-chip resistor elements for the measurement of temperature, an aluminum strip with TK \approx 2800 ppm/K as a sensor and a poly-silicon resistor with TK "close to zero" as a reference. In the range $O^{\circ}C$ to $1OO^{\circ}C$ the aluminum sensor can be well approximated by a linear function of temperature.

As an alternative, it is possible to connect up to three external sensors. One of those can be used as external reference alternately. External and internal thermometers/reference may be mixed, e.g. an external PT1000 may be compared to the internal Poly-Si resistor.

In any case, it is mandatory to connect an external 10 nF capacitor, because the temperature measurement, too, is discharge time based. 10 µs discharge time are

sufficient. For the capacitor, C0G ceramics yields best performance, while X7R material yields fair results.

Figure 3-14 Connecting temperature sensors

Note: The RDC measurement is based on a AC principle. So long cables with their parasitic capacitance and resistance will disturb and it is recommended to have short cables $(\leq 0.5m)$, ideally twisted and shielded.

3.4.3 Cycle & Conversion

In PCapØ2 the resistance measurement is now running in three phases, like in capacitance measurement: Precharge – Full charge – Discharge. The timing is based on the internal low-frequency oscillator (OLF). The duration of the three phases can be 1 or 2 periods of this reference. The conversion starts with 2 or 8 fake measurements to improve the stability of data. For each single conversion the averaging can be selected with sample size 1, 4, 8 or 16.

Figure 3-15 RDC conversion (R_AVRG = 1, Reference and sensor, 2 fake measurements)

3.4.4 Trigger

There are various possibilities to trigger a resistance measurement :

Serial Interface command, PIN or DSP

acam messelectronic gmbh - Friedrich-List-Str.4 - 76297 Stutensee - Germany - www.acam.de $3-13$

- CDC end of conversion
- **Low-frequency oscillator (OLF)**

For CDC and OLF options the RDC measure rate can be reduced by setting a divider (R_TRI_PREDIV).

In case of the CDC option there are three ways of how the DSP is triggered:

- **•** Parallel: The CDC end of conversion triggers RDC and CDC in parallel
- Sequentially, synchronous: The DSP is triggered by the RDC end of conversion. Assuming that RDC rate is less than the CDC rate, the inactive RDC conversions are replaced by a delay.
- Sequentially, asynchronous: The DSP is triggered by the RDC end of conversion. If RDC rate is less than CDC rate the DSP is triggered directly from the CDC for inactive RDC conversions.

Figure 3-16 RDC Timing parallel mode

(R_TRIG_PREDIV = 3,R_TRIG_SEL = 3'b101, DSP_START_EN: CDC_TRIG_EN = 1, RDC_TRIG_EN = 0)

Figure 3-17 RDC Timing sequential, synchronous mode

(C_TRIG_SEL = 2, CONV_TIMER = 0, DSP_TRIG_CDC = 1, R_TRIG_PREDIV = 3, R_TRIG_SEL = 3'b110, DSP_START_EN: CDC_TRIG_EN = 0, RDC_TRIG_EN = 1)

Figure 3-18 RDC Timing sequential, asynchronous mode

(C_TRIG_SEL = 2, CONV_TIMER = 0, DSP_TRIG_CDC = 1, R_TRIG_PREDIV = 3, R_TRIG_SEL = 3'b101, DSP_START_EN: CDC_TRIG_EN = 0, RDC_TRIG_EN = 1)

3.5 RDC Important Parameters

3.5.1 Cycle Clock

The base frequency for the temperature measurement is the low frequency oscillator. By setting divider R_OLF_DIV the user can ensure that the period is 100µs or 80µs. A further bit, R CY, specifies whether 1 or 2 periods define the length of precharge phase and discharge phase.

Table 3-6 Configure cycle clock, see also register **[35](#page-63-0)**

Both parameters are set in register 35.

Member of the ams Group

3.5.2 Sequence

The major settings for the sequence are the number of ports, the fakes, the reference averaging.

Table 3-7 Configure sequence, for details see registers **[33](#page-63-1)**, **[34](#page-63-2)**

3.5.3 Conversion

Table 3-8 Configure conversion, for details see registers **[29](#page-62-0)**, **[30](#page-62-1)**

4 Interfaces (Serial & PDM/PWM)

4.1 Serial Interfaces

Two types of serial interfaces are available for communication with a microcontroller and for programming the device: SPI and IIC. Only one interface is available at a time, selected by pin IIC_EN. On both interfaces the PCapØ2 can operate as slave only.

IIC EN may not be floating. If no controller interface is needed connect IIC EN to VDD.

Note:

Besides the case of reading the result registers, it is recommended to deactivate the converter for any communication to configuration registers, EEPROM, OTP or SRAM. This is done by setting the RunBit configuration register 77 to '0'. After the communication process the RunBit needs to be set back to '1'.

4.1.1 Opcodes

Table 4-1 PCapØ2 Opcodes

All commands for write or read to memory or configuration $/$ read registers may use

explicit addressing or address auto-increment.
PICOCAP[®] PCap*Q2A*

The serial interface is tested most easily by writing an arbitrary data to the SRAM and read this back.

4.2 I²C Compatible Interface

The present paragraph outlines the PCapØ2 device specific use of the I²C interface. The external I²C master begins the communication by creating a start condition, a falling edge on the SDA line while SCL is HIGH. It stops the communication by a stop condition, a rising edge on the SDA line while SCK is high. Data bits are transferred with the rising edge of SCK.

On I²C buses, every slave holds an individual 7-bit device address. This address has always to be sent as the first byte after the start condition, the eighth bit indicating the direction of the following data transfer (R=read=1 and W=write=0).

Address byte:

Default address: 40 $(A1 = AO = O)$

The address byte is followed by the opcode and eventually the payload. Each byte is followed by an acknowledge bit (= 0, when a slave acknowledges).

Figure 4-1 I²C principle sequence

4.2.1 I²C Write

During write transactions, the master alone sends data, the addressed slave just sends the acknowledge bits. The master first sends the slave address plus the write bit. Then it sends the PCapØ2 specific opcode including the register address in the slave. Finally it sends the payload ("Data").

Figure 4-2 I²C Write procedure; an example ("write 'hFF as a datum to the SRAM at address 'h147.)

"Write RAM"

4.2.2 I²C Read

During read transactions, the direction of communication has to be commuted. Therefore, the master creates again a start condition and sends the slave address plus the read bit to switch into read mode. Figure 4-6 shows an example with op code "read from SRAM".

Figure 4-3 I²C Read example. "Read from SRAM address 'h147", we find 'hFF having been programmed before

After arrival of the first (or any) data byte, the master may either signal

- Not-Acknowledge = $N = 1$ to indicate "end read", "stop sending" to the slave, or
- Acknowledge = $A = 0$ to indicate "continue in automatic address-increment mode" and thus receive many bytes in a row. As one can see, automatic address increment is particularly useful and efficient with the I²C interface.

4.3 SPI interface

Clock Polarity, Clock Phase and Bit Order: The following choices are necessary for successful operation.

Table 4-2 SPI Clock Polarity, Clock Phase and Bit Order

PICOCAP[®] PCapØ2A

Table 4-3 SPI timing parameters

4.4 Special Timings

4.4.1 EEPROM Timings

Here we describe the necessary timing for communication with the EEPROM via serial interface. Only 1's can be written to the EEPROM. Therefore, it is necessary to erase the EEPROM cells before writing new data. EEPROM communication may use address autoincrement. In case of "Erase EEPROM" the incremental write is achieved by sending additional dummy bytes (e.g. 'hE2_03_00 will erase EEPROM cells 3 and 4).

Figure 4-6 EEPROM communication

Before writing to the EEPROM following conditions need to be fulfilled:

OCF frequency =5 kHz (e.g. OLF_CTUNE= 2 (50 kHz), OLF_FTUNE ~5, OCF_TIME=5) BG TRIM1 = 7 EE_DISABLE = 0 Either: EE_SINGLE_WR_EN = 1 or: EE_WR_EN = 1 & EE_ON = 1

The EEPROM wakeup can be done explicitly or automatically (EE_ON or EE_ON_DSP). It is mandatory to take care of the setup timings, for each individual byte:

PICOCAP[®] and the contract of the contract of the PCapØ2A

Figure 4-7 EEPROM power controlled by user: Write/ Erase/ Block write/ Block erase

Figure 4-8 EEPROM power controlled by user: Read

Figure 4-9 EEPROM power controlled automatically: Write/ Erase/ Block write/ Block erase

Figure 4-10 EEPROM power controlled automatically: Read

4.5 OTP Timings

In the un-programmed state the OTP cells' content is 'hFF. Once programmed to '0', the bits can't be set back to '1'. Writing to the OTP demands an external programming voltage of 6.5 volts at pin VPP_OTP. After setting the programming voltage it is mandatory to wait for 1 ms. After each data byte sent it is mandatory to wait for min. 30 µs (max. 1000µs) before sending the next data or to terminate the OTP write.

Note:

Before reading the OTP make sure that in configuration register 1 the correct ECC_MODE is configured.

PICOCAP[®] and the contract of the contract of the PCapØ2A

Figure 4-11 OTP timing for programming by SPI

Figure 4-12 OTP timing for programming by I²C

PICOCAP[®] and the contract of the contract of the PCapØ2A

4.6 GPIO and PDM/PWM

This section is about the general purpose ports and their use as Pulse-Density / Pulse Width Modulated outputs (PDM/PWM). Like PCapØ1, PCapØ2 is very flexible with assignment of the various GPIO pins to the DSP inputs/outputs. The following table shows the 5 general purpose ports and their possible assignment.

Table 4-4 General-Purpose Port Assignment

(1) These ports provide an optional debouncing filter and an optional pull-up resistor.

Figure 4-13 GPIO assignment

PICOCAP[®] PCapØ2A

4.6.1 Debouncing filter

There is a possibility to activate a 40 ms debounce filter ("monoflop") for the ports in case these are used as push button inputs. This might be useful especially in case the DSP is started by the pins (signals FF0, FF2). Figure 2-3 shows the effect of the monoflop filter.

Figure 4-14 Port trigger timing

4.6.2 PDM/PWM

There is a possibility to generate two pulse width modulated or pulse density modulated output signals. In general, PDM is preferred because of better noise behavior. The output is based on the content of RAM registers PIO REF, PI1 REF (DSP write addresses 98, 99. Width 16 bit each). The content of those RAM cells depends on the firmware. The description in this datasheet is based on the standard firmware, which writes the capacitance ration to PI0_REF, the Resistance ratio to PI1_REF.

The pulse interfaces can be switched on individually. The resolution can be programmed from 10 to 16 bit. There is a broad range of clock signals that can be selected as base for the pulse interfaces, derived from the 50 kHz low-frequency oscillator, the 4 MHz high-frequency oscillator or an internal ring oscillator with up to 20MHz or the cycle time. The output pins may be PG0 or PG2 and PG1 or PG3.

Figure 4-15

Filter configuration instructions:

The resistor should be >= 50 kOhm

The internal DC resistance of the output buffer is typ. 100 Ohm

1.Settling time (for PDM and PWM)

If the output value changes, the settling time to reach 90% is 2.3 x Tau

Tau=R x C

Example: 200k x 100nF x 2.3 = 50 ms

The smaller is Tau the faster is the settling but the higher is the ripple.

2.Voltage Ripple

Calculation method: T.b.d.

The output signal can be converted into an analog voltage through a low-pass filter. For the PDM output a first-order filter made of 220 kΩ / 100 nF is sufficient. The PWM output needs a filter with a lower cutoff frequency.

PICOCAP[®] and the contract of the contract of the PCapØ2A

In the standard firmware, the result of measurement from capacitance or temperature is a 24-bit value. The DSP linearizes this 24 bit result to a 12 bit value (assuming '12 bit resolution' setting). The parameters Slope (m) and Offset (b) of the linear function are configurable in parameter registers 59 – 70. Both, offset and slope can be set to either positive or negative values. The setting of the slope and offset limits the range of the output signal and hence determines the voltage range of the filtered analog signal. A 12-bit resolution thus limits the result value between 0 and 4096. For lower-bit resolutions, the range reduces accordingly. The following figure depicts how the result is processed to generate the pulsed output.

Figure 4-16 PWM-PDM pulse generation

The following figure shows a sample linear function and its parameters graphically. In this graph, the result C1/C0 has been taken on the x-axis, assuming that this result is to be pulse modulated. Here the value of m is positive and b is negative. A 12 bit resolution has been configured. Figure 4-17 PWM-PDM linearization

4-14 acam messelectronic gmbh - Friedrich-List-Str.4 - 76297 Stutensee - Germany - www.acam.de

By setting the value of m and b, the linearization function limits the range of the output x as shown. Values outside these limits are ignored. Thereby knowing the range in which the results might change, the parameters of the linearization function can be fed accordingly. The lower limit of the valid range corresponds to 0% modulation (all bits are 0), The upper limit of the valid range corresponds to 100% modulation (all bits are 1), and this is the maximum possible value of output. 12 bit resolution implies that this maximum value is 4096. For lower-bit resolutions, this maximum value will come down accordingly. In terms of voltage, the two limits correspond to 0V and VDD.

Applications:

- A typical case would be outputting capacitance results through PG0 and temperature results through PG1. Calculation and transfer to the output registers will be performed by firmware.
- Main application will be when an analog interface is demanded by the final customer.
- Other applications concern maybe an impossibility to use the serial interface (speed limitations or other concerns).
- Finally, a temperature-coded pulse stream could be low-pass filtered and then directly used for temperature control.

Please note that the entire linearization task as described here is performed by firmware, especially the standard firmware.

4.7 Interfaces Parameters

4.7.1 GPIO Settings

Table 4-5

4.7.2 PDM/PWM Settings

Table 4-6

5 Configuration & Read Registers

5.1 Configuration registers

The PCapØ2 offers 78 write registers, 51 registers for configuring the hardware (CDC, RDC, clocks, PDM/PWM, DSP) and 27 registers for making parameters available to the DSP (to be interpreted by firmware). All of these 78 registers are one byte large.

A 78th register contains nothing but one single bit, the RunBit, which enables/disables the front-end and the DSP. Register 77 has to be written every time the configuration has been modified.

Note: Before writing into the configuration registers the RunBit in register 77 has to be set to Ω . Then, as a last step, configuration register 77 is written again with RunBit = 1.

Table 5-1 Configuration register map

5-2 acam messelectronic gmbh - Friedrich-List-Str.4 - 76297 Stutensee - Germany - www.acam.de

5.2 Configuration Registers in Detail

see remarks in section 5.4

see remarks in section 5.4

PICOCAP[®] PCapØ2A

Member of the ams Group

PICOCAP[®] PCapØ2A

5-10 acam messelectronic gmbh - Friedrich-List-Str.4 - 76297 Stutensee - Germany - www.acam.de

DISCHARGE_TIME[9:8] Leading bits to preceding address

EEPROM permanently. If EE_ON=0, every access to the EEPROM wakes up the EEPROM and sends it to sleep immediately afterwards. That consumes time. With EE ON=1 faster access is possible for frequent EEPROM operations. With EE_ON=1 the current consumption rises by appr. 20µA

only during access 1 := EEPROM is awake permanently

5-12 acam messelectronic gmbh - Friedrich-List-Str.4 - 76297 Stutensee - Germany - www.acam.de

Member of the ams Group

watchdog time is reached. Otherwise a power-up reset is initiated.

PI1_CLK_SEL[3:0] PI0_CLK_SEL[3:0]

.electronic

The RunBit is most useful for debugging and test. A basic thing like testing the interface should include toggling the RunBit. It is mirrored to Read_Address24, bit #0.

Member of the ams Group

Firmware specific

Firmware specific

PICOCAP[®] PCapØ2A

5.3 Oscillator Configuration

OLF_CLK Frequency variation over samples ± 20%, OLF_CLK temperature drift ± 5%,

OLF_CLK vs. VDD ± 2%

OLF_CLK-Trimming:

The several clock sources are available to control the various units of the chip:

5.3.1 RTC (Real Time Counter)

There is a real time counter which can be used to have long-term timing information. The use demands an external 32.768 kHz oscillator. The RTC is a Gray-counter with 2¹⁷ predivider, which gives a base period of 4 seconds and a measurement range of 3 days and 49 minutes. The count is given in Gray-code. It can be interpreted only by the DSP.

The RTC is turned on by setting configuration bit RTC $EN = 1$.

The base clock is selected by parameter RTC CLK SEL.

5.4 Low Battery Detection (LBD)

PCapØ2 has the capability to monitor the voltage. The voltage measurement is started by setting DSP output bit TRIG_LBD (Bit 14). This bit is set back to 0 automatically. The end of the voltage measurement is indicated by DSP input bit LBD_BUSY (Bit 8) which indicates whether the process is still running. At the end, the voltage information can be read back from RAM address 92: LBD_DATA. The result is a 6 bit integer. The calculation of the voltage depends on the trim of the bandgap. The relevant configuration parameter is BG TRIM1 in configuration register 48. The recommended setting is BG_TRIM1 = 7.

With this setting the voltage is calculated according to:

Voltage = 2.026 V + LBD_DATA * 24.4 mV

With LBD_CLK_SEL the base clock for the low battery detection measurement is selected between OLF and OLF/16, But this has no effect on the result. Voltage conversion needs 17 respectively 17x16 OLF clk cycles.
PICOCAP[®] PCapØ2A

5.5 Read Registers

PCapØ2 has 44 byte of RAM for read access, combined as triples of 3 byte.

Table 5-2 Read registers

The read registers are made of 11 result registers. ResO and Res1 may have 48 bit, even, whereas the higher 24 bit are at addresses 27 to 32. Addresses 24 to 26 contain the status register.

5.5.1 Result Registers

The content of the results registers depends on the firmware. The following describes the result registers as they are used by the standard firmware.

Table 5-3 Result registers with standard firmware

The user is free to assign any data to the results registers in his own firmware.

Note: The integer value ResO, multiplied by the TDC bin size (≈21 picosecond best case, typically 22…23 ps) yields the discharge time at port PC0, useful for debugging and design.

Member of the ams Group

5.5.3 Status Register Details

Table 5-4 Address 24, STATUS_0

#5, #6 and #7 may signal erratic states provoked by stochastic disturbances.

Table 5-5 Address 25, STATUS_1

Table 5-6 Address 26, STATUS_2

6 DSP & Memory

A digital signal processor (DSP) in Harvard architecture has been integrated. It is programmable and responsible for the content of all the result registers – with the exception of the hard-wired status register. The software, called "firmware", is either available ready-made from acam or can be written by the user himself. In this datasheet we describe only the standard firmware as provided by acam. This firmware writes the compensated capacitance ratios and the resistance ratios to the result registers, signals an interrupt (INTN) and does a first-order linearization and scaling for the pulse-code outputs. However, it does no higher-order linearization, filtering or any other data processing, even though this is largely possible and library elements are available for user programming.

Figure 6-1 DSP & Memory

This Harvard DSP for 48 bit wide parallel data processing is coupled to a 128 x 48 bit RAM, 80 x 48 bit thereof free accessible. The DSP is internally clocked at approximately 55 MHz. The clock generator is stopped through a firmware command, so as to save power. The DSP starts again upon a GPIO signal or an "end of measurement run" condition.

The DSP is acam proprietary, designed for low-power tasks as well as very high data rates. It is programmable in Assembler (there is no high-level language available). A user-friendly assembler software providing a graphical interface, help text pop-ups and sample code sustain programming efforts. Subroutines are possible down to the seventh order .

6.1 Memory Map

Table 6-1 Memory Map

6.2 Memory Management

Figure 6-2 Memory management

6.2.1 SRAM Data Integrity

The DSP can be operated either from SRAM (for maximum speed) or from OTP (for low power). When operated from SRAM, an SRAM-to-OTP data integrity monitor can be activated through parameter MEMCOMP in register 0, but must (!) be deactivated for operation directly from OTP.

When the MEMCOMP option is activated, the DSP compares the content of the SRAM with the OTP content at regular intervals if the following conditions are fulfilled:

- Configuration is set for copying OTP content to SRAM and the program runs from the SRAM (DSP_SRAM_SEL=1 in Reg. 43), AND
- DSP runs on the ring oscillator clock.

The DSP executes the comparison during those times when it is not running other tasks or firmware. When a mismatch occurs during comparison, a power-on reset is generated, and the data is copied freshly from the OTP to the SRAM again, and the execution starts again. Thus data integrity is ensured using this mechanism.

6.2.2 Memory integrity using ECC

The memory integrity mechanism in PCap surveys the OTP contents internally and corrects faulty bits as far as possible. Data validity in the OTP memory is ensured using a built-in ECC mechanism. There are three possible ECC modes configurable in Register 1

PICOCAP[®] PCap*Q2A*

(ECC_MODE). Depending on the mode selected, the maximum size of the program code is limited, and the method of redundancy implemented varies.

In general, the ECC mechanism is a bit error detection and automatic correction. The following are the different mechanisms depending on the ECC_MODE bits.

ECC_MODE = 'h00 in Configuration register 1:

Direct / single: In this setting, no error detection/correction is performed. Thus the maximum allowed programmable space of 4kB is available for program code.

ECC_MODE = 'h0F in Configuration register 1:

Double: When this option is set, the data integrity is achieved by redundancy in the form of parity generation. For the 4 kB program code (maximum), 4kB of parity is generated and programmed in the chip. For every single byte of program code read from the chip, the parity byte is immediately checked and if erroneous, the code byte is automatically corrected.

Note: When you want to program the OTP on your own (without using acam's PCap Frontpanel software), then the generator matrix to generate the parity bytes can be made available to you. Please contact support@acam.de in that case.

ECC_MODE = 'hF0 in Configuration register 1:

Quad: When this option is configured, data integrity is achieved by pure mirroring, i.e. by storing the same program code 4 times as identical copies in the memory. This limits the maximum size of the program code to 2 kB. So, when a single byte of program code is read, actually, the same byte is read from all the four banks and a logical bitwise AND of the four results is performed and given out as the correct byte.

Note: Un-programmed bits in the OTP are '1'.

6.2.3 Memory Read Protection

Clearing the MEM_LOCK_DIS bits in Configuration register 2 activates the memory readout protection mechanism. Once set, the contents of the OTP and the SRAM (if executing from it) cannot be read out anymore, thus securing your intellectual property from unauthorized access. MEMLOCK gets active earliest after it has been written to the OTP and the chip has got a power-on reset.

PCapØ2A

6.3 Getting started

For principal operation PCapØ2 needs two things:

- **Configuration**
- **Firmware**

When working the first time with the chip the OTP is blank. There is no firmware in the chip and the chip is not configured. First, the configuration registers have to be set correctly. Then, as a starting point, the standard firmware (PCapØ2_standard.hex) should be written to the SRAM. With this firmware the chip works as simple CDC that provides pure capacitance ratios and resistance ratios.

Once a custom specific firmware is written and approved, this firmware can be written into the OTP, together with the configuration. Then, after a power-on reset, the firmware and configuration can be loaded automatically and the chip is ready for measurement, even in stand-alone operation.

6.3.1 Using the Standard Firmware

1. 'hC0 4D 00 ; Write configuration, Disable converter: RunBit = 0 2. 'hC0 00 0F 00 01 94 80 05 01 04 A8 00 30 00 0F 01 00 00 00 D0 07 00 00 00 00 02 08 01 00 02 00 05 05 00 00 00 43 05 00 00 34 00 00 00 00 44 00 00 FF 00 07 30 01 00 01 00 00 00 00 20 01 ; Write config. registers 0 to 76, PCa02_standard.cfg 3. 'h90 00 00 00 00 7A C0 CF FF F0 D2 43 7A D0 34 62 63 00 65 7A C4 D1 43 7A D0 33 AB 47 42 5C 48 … 6A C9 7A C0 C0 C0 C9 D2 43 7A DD 44 6A F2 44 6A F3 44 7A ; Write SRAM, PCapØ2_standard.hex firmware 4. 'hC0 4D 01 ; Write configuration, Enable converter: RunBit = 1 5. 'h8A ; Send partial reset 6. 'h8C ; Start measurement 7. 'h40 24 00 00 00 ; Read status, addresses 24, 25, 26 8. 'h40 03 00 00 00 ; Read Res1, addresses 3, 4, 5. Res1 is expected to be in the range of 2,000,000 or 'h2000XX if the two capacitors are of same size. Res1 has the format of a fixed point number with 3 integer digits and 21 fractional digits. So, dividing the 2,000,000 by 2^{21} gives a factor of about 1 for the ratio C1/C0.

7 Miscellaneous

- **7.1 Bug Report**
- **7.1.1 Port Pattern**

Description:

With parameter C_PORT_PAT = 1 the order of the measured ports will be reversed after each sequence. This does not work in combination with PCapØ2 mode & conversion timer R AVRG $I = \bigcap$

Workaround:

Don't use the critical combination of parameters.

7.2 I²C Bug with POR directly after rd/wr OTP/SRAM

Description:

The bug refers to configurations that combine autoboot == $1 \& S$ DSP_SRAM == $1 \& S$ I2C_EN == 1. If a power-on reset is sent directly after a write to OTP or write to SRAM had been sent then all data will be manipulated when being copied from OTP to SRAM. They will be set to data = data or 'h10. This does not happen in SPI communication mode.

The error behavior is not critical in stand-alone applications because in such applications there is no write access to OTP or SRAM.

Workaround:

Before sending the POR command send a "read from OTP" command.

7.3 Limitation of Parameter2

Description:

Under certain circumstances, a '1' in bit 23 of Parameter2 causes that no results can be read out.

Workaround:

Don't use the highest bit of register 58[7], (Parameter2[23]), but set it to '0'.

PICOCAP[®] and the state of the state of the state of the PCapØ2A

7.4 History

- 22.08.2012 First draft version
- 11.10.2012 release version v0.2 including bug report
- 19.01.2013 Version 1.0 for final silicon PCapØ2A
- 05.02.2013 Section 5, Reg 2, 7, 33, 34 description and settings
- 14.02.2013 Section 1, 2.2.2 buffer capacitors. 5.4 Low battery detection, 2.6.4
- 16.07.2013 New section 2.4 Internal RC-Oscillator; 7.3 Limitation of Parameter2 section 4.6 GPIO table expanded
- 06.12.2013 section 6.3.1 corrected RunBit register address (reg. 77 = 'h4D)
- **13.03.2014 Section 3.4.4 RDC Trigger**
- 19.05.2014 Section 2.2.4 Temperature-dependent Gain and Offset error
- 29.05.2014 New section 2.4 Oscillators,internal and external

acam-messelectronic gmbh Friedrich-List-Straße 4 76297 Stutensee-Blankenloch Germany Phone +49 7244 7419 – 0 Fax +49 7244 7419 – 29 E-Mail support@acam.de www.acam.de