#### MAX5954

# Single PCI Express, Hot-Plug Controller

## **General Description**

The MAX5954 hot-plug controller is designed for PCI Express™ applications. The device provides hot-plug control for 12V, 3.3V, and 3.3V auxiliary supplies of a single PCI Express (PCI-E) slot. The MAX5954's logic inputs/outputs allow interfacing directly with the system hot-plug management controller or through an SMBus™ with an external I/O expander. Integrated debounced attention switch and present-detect signals are included to simplify system design.

The MAX5954 drives two external n-channel MOSFETs to control the 12V and 3.3V main outputs. The 3.3V auxiliary output is controlled through an internal  $0.3\Omega$  n-channel MOSFET. An internal charge pump provides gate drive for the 12V output while the gate drive of the 3.3V output is driven by the 12V input supply. The 3.3V auxiliary output is completely independent from the main outputs with its own charge pump.

At power-up, the MAX5954 keeps all of the external MOSFETs off until the supplies rise above their respective undervoltage-lockout (UVLO) thresholds. The device keeps the internal MOSFET off only until the auxiliary input supply rises above its UVLO threshold. Upon a turnon command, the MAX5954 enhances the external and internal MOSFETs slowly with a constant gate current to limit the power-supply inrush current. The MAX5954 actively limits the current of all outputs at all times and shuts down if an overcurrent condition persists for longer than a programmable overcurrent timeout. Thermalprotection circuitry also shuts down all outputs if the die temperature exceeds +150°C. After an overcurrent or overtemperature fault condition, the MAX5954L latches off while the MAX5954A automatically restarts after a restart time delay. The device is available in a 36-pin (6mm × 6mm) thin QFN package and operates over the -40°C to +85°C temperature range.

Ordering Information appears at end of data sheet.

Typical Application Circuit appears at end of data sheet.

SMBus is a trademark of Intel Corp.
PCI Express is a trademark of PCI-SIG Corp.


#### **Features**

- PCI Express Compliant
- Hot Swaps 12V, 3.3V, and 3.3V Auxiliary for a Single PCI-E Slot
- Integrated Power MOSFET for Auxiliary Supply Rail
- Controls dI/dt and dV/dt
- Active Current Limiting Protects Against Overcurrent/ Short-Circuit Conditions
- Programmable Current-Limit Timeout
- PWRGD Signal Output with Programmable Power-On Reset (POR) (160ms Default)
- Latched FAULT Signal Output after Overcurrent or Overtemperature Fault
- Attention Switch Input/Output with 4.4ms Debounce
- Present-Detect Input
- Forced-On Input Facilitates Testing
- Thermal Shutdown
- Allows Control Through SMBus with an I/O Expander

#### **Applications**

- Servers
- Desktop Mobile Server Platforms
- Workstations
- Embedded Devices

# **Pin Configuration**





# **Absolute Maximum Ratings**

(All voltages referenced to GND, unless otherwise noted.)					
12VIN	0.3V to +14V				
12G	0.3V to (V <sub>12VIN</sub> + 6V)				
12S, 12S-, 3.3G	0.3V to (V <sub>12VIN</sub> + 0.3V)				
3.3VAUXIN, ON, FAULT	0.3V to +6V				
PWRGD	0.3V to +6V				
PGND	0.3V to +0.3V				
All Other Pins to GND	0.3V to (V <sub>3.3VAUXIN</sub> + 0.3V)				

Continuous Power Dissipation (T <sub>A</sub> = +70°	C)
36-Pin Thin QFN (derate 26.3mW/°C al	bove +70°C)2.105W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics**

 $(V_{12VIN} = V_{12S-} = V_{12S+} = 12V, \ V_{3.3S+} = V_{3.3S-} = V_{3.3VAUXIN} = V_{ON} = V_{AUXON} = V_{\overline{FON}} = 3.3V, \ \overline{PWRGD} = \overline{FAULT} = PORADJ = TIM = OUTPUT = 12G = 3.3G = OPEN, INPUT = \overline{PRES-DET} = PGND = GND, \ T_A = -40^{\circ}C \ to +85^{\circ}C, \ unless otherwise noted. Typical values are at T_A = +25^{\circ}C.) (Note 1)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
12V SUPPLY							
12V Supply Voltage Range	V <sub>12VIN</sub>		10.8	12	13.2	V	
12VIN Undervoltage	V	V <sub>12VIN</sub> rising	9.5	10	10.5	V	
Lockout	V <sub>12UVLO</sub>	Hysteresis		0.1		v	
12VIN Supply Current	I <sub>12VIN</sub>	V <sub>12VIN</sub> = 13.2V		0.5	1	mA	
12VIN CONTROL							
12VIN Current-Limit Threshold (V <sub>12S+</sub> - V <sub>12S-</sub> )	V <sub>12ILIM</sub>		49	54	59	mV	
12G Gate Charge Current	I <sub>12G_CHG</sub>	V <sub>12G</sub> = GND	4	5	6	μA	
		Normal turn-off, ON = GND, V <sub>12G</sub> = 2V	50	150	250	μA	
12G Gate Discharge Current	I <sub>12G_DIS</sub>	Output short-circuit condition, strong gate pulldown to regulation, V <sub>12VIN</sub> - V <sub>12S</sub> ≥ 1V, V <sub>12G</sub> = 5V	50	120	180	mA	
12G Gate High Voltage (V <sub>12G</sub> - V <sub>12VIN</sub> )	V <sub>12GH</sub>	I <sub>12G</sub> = 1μA	4.8	5.3	5.8	V	
12G Threshold Voltage For PWRGD Assertion	V <sub>PGTH12</sub>	Referred to V <sub>12VIN</sub> , I <sub>12G</sub> = 1µA (Note 2)	3.0	4	4.8	V	
12S- Input Bias Current					1	μA	
12S+ Input Bias Current				20	60	μA	
3.3V SUPPLY							
3.3V Supply Voltage Range	V <sub>3.3S+</sub>		3.0	3.3	3.6	V	
Undervoltage Lockout		3.3S+ rising	2.52	2.65	2.78	V	
(Note 3)		Hysteresis		30		mV	

# **Electrical Characteristics (continued)**

 $(V_{12VIN} = V_{12S-} = V_{12S+} = 12V, \ V_{3.3S+} = V_{3.3S-} = V_{3.3VAUXIN} = V_{ON} = V_{AUXON} = V_{\overline{FON}} = 3.3V, \ \overline{PWRGD} = \overline{FAULT} = PORADJ = TIM = OUTPUT = 12G = 3.3G = OPEN, INPUT = \overline{PRES-DET} = PGND = GND, \ T_A = -40^{\circ}C \ to +85^{\circ}C, \ unless otherwise noted. Typical values are at T_A = +25^{\circ}C.) (Note 1)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
3.3V CONTROL						
3.3V Current-Limit Threshold (V <sub>3.3S+</sub> - V <sub>3.3S-</sub> )	V <sub>3.3ILIM</sub>		17	20	23	mV
3.3G Gate Charge Current	I <sub>3.3G</sub> CHG	V <sub>3.3G</sub> = GND	4	5	6	μΑ
		ON = GND, V <sub>3.3G</sub> = 2V	50	150	250	μA
3.3G Gate Discharge Current	<sup>1</sup> 3.3G_DIS	Output short-circuit condition, strong gate pulldown to regulation, V <sub>3.3S+</sub> - V <sub>3.3S</sub> ≥ 1V, V <sub>3.3G</sub> = 5V	100	150	220	mA
3.3G Gate High Voltage (V <sub>3.3G</sub> - V <sub>3.3S+</sub> )	V <sub>3.3G_H</sub>	Sourcing 1µA	4.5	5.5	6.8	V
3.3G Threshold Voltage For PWRGD Assertion	V <sub>PGTH3.3</sub>	Referred to V <sub>3.3VAUXIN</sub> , I <sub>3.3G</sub> = 1µA (Note 2)	-3.0	+4	+4.5	V
3.3S- Input Bias Current					1	μΑ
3.3S+ Input Bias Current				20	60	μA
3.3V AUXILIARY SUPPLY						
3.3VAUXIN Supply Voltage Range	V <sub>3.3VAUXIN</sub>		3.0	3.3	3.6	V
3.3VAUXIN Undervoltage	V <sub>3.3VAUXUVLO</sub>	3.3VAUXIN rising	2.52	2.65	2.78	V
Lockout		Hysteresis		30		mV
3.3VAUXIN Supply Current		V <sub>3.3VAUXIN</sub> = 3.6V		1.5	3	mA
3.3VAUXIN to 3.3VAUXO Maximum Dropout		I <sub>3.3VAUXO</sub> = 375mA			225	mV
3.3VAUXO Current-Limit Threshold		3.3VAUXO shorted to GND	376	470	564	mA
3.3VAUXO Threshold For PWRGD Assertion (V3.3VAUXIN - V3.3VAUXO)	V <sub>PGTH3.3AUX</sub>	(Note 3)			400	mV
LOGIC SIGNALS						
Input-Logic Threshold		Rising edge	1.0		2.0	V
(ON, FON, AUXON, PRES-DET, INPUT)		Hysteresis		25	,	mV
Input Bias Current (ON, AUXON, INPUT)					1	μΑ
FON, PRES-DET Internal Pullup			25	50	75	kΩ
ON, AUXON High-to-Low Deglitch Time				4		μs

## **Electrical Characteristics (continued)**

 $(V_{12VIN} = V_{12S-} = V_{12S+} = 12V, \ V_{3.3S+} = V_{3.3S-} = V_{3.3VAUXIN} = V_{ON} = V_{AUXON} = V_{\overline{FON}} = 3.3V, \ \overline{PWRGD} = \overline{FAULT} = PORADJ = TIM = OUTPUT = 12G = 3.3G = OPEN, INPUT = \overline{PRES-DET} = PGND = GND, \ T_A = -40^{\circ}C \ to +85^{\circ}C, \ unless otherwise noted. Typical and the property of the pro$ values are at  $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PRES-DET High-to-Low Deglitch Time	t <sub>DEG</sub>		3	5	7	ms
		P <sub>ORADJ</sub> = open	90	160	250	ms
PWRGD Power-On Reset	toon	$R_{PORADJ} = 20k\Omega$	35	55	75	
Time (Note 2)	t <sub>POR_HL</sub>	$R_{PORADJ} = 100k\Omega$	145	265	380	
		$R_{PORADJ} = 200k\Omega$		570		
PWRGD Low-to-High Deglitch Time	t <sub>POR_LH</sub>			4		μs
PWRGD, FAULT Output		Sinking 2mA			0.1	V
Low Voltage		Sinking 30mA			0.7	
PWRGD, FAULT Output- High Leakage Current		V <sub>PWRGD</sub> = V <sub>FAULT</sub> = 5.5V			1	μA
		TIM = open	5.5	11	17.0	ms
FAULT Timeout	t <sub>FAULT</sub>	$R_{TIM} = 15k\Omega$	1.4	2.6	3.8	
FAOLI IIIIeout		$R_{TIM} = 120k\Omega$	12	22	32	
		R <sub>TIM</sub> = 300kΩ		59		
FAULT Timeout During Startup	t <sub>SU</sub>		:	2 x t <sub>FAUL</sub>	Г	ms
Autorestart Delay Time	<sup>t</sup> RESTART		6	4 x t <sub>FAUL</sub>	T	ms
Fault Reset Minimum Pulse Width	t <sub>RESET</sub>	(Note 4)		100		μs
Thermal-Shutdown Threshold	$T_{SD}$	T <sub>J</sub> rising		+150		°C
Thermal-Shutdown Threshold Hysteresis				20		°C
OUTPUT Debounce Time	t <sub>DBC</sub>		2.6	4.4	6.2	ms
OUTPUT High Voltage		Sourcing 2mA	V <sub>3.3VAU</sub> - 0.3	XIN V <sub>3.5</sub>	BVAUXIN	V
OUTPUT Low Voltage		Sinking 2mA			0.4	V


**Note 1:** 100% production tested at  $T_A = +25$ °C. Parameters over temperature are guaranteed by design.

Note 2: PWRGD asserts a time t<sub>POR HL</sub> after V<sub>PGTH12</sub>, V<sub>PGTH3.3</sub>, and V<sub>PGTH3.3AUX</sub> conditions are met. Note 3: The UVLO for the 3.3V supply is sensed at 3.3S+.


Note 4: This is the time that ON or AUXON must stay low when resetting a fault condition.


# **Typical Operating Characteristics**


 $\frac{(V_{12VIN} = V_{12S+} = 12V, V_{3.3VAUXIN} = V_{3.3S+} = V_{ON} = V_{AUXON} = V_{INPUT} = 3.3V, \overline{PRES-DET} = GND, FON = PORADJ = TIM = float, \overline{FAULT} = 10k\Omega to 3.3VAUXIN, \overline{PWRGD} = 10k\Omega to 3.3VAUXO, T_A = +25°C, unless otherwise noted, see the$ *Typical Application Circuit*.)





 $\frac{(V_{12VIN} = V_{12S+} = 12V, V_{3.3VAUXIN} = V_{3.3S+} = V_{ON} = V_{AUXON} = V_{INPUT} = 3.3V, \overline{PRES-DET} = GND, FON = PORADJ = TIM = float, FAULT = 10k\Omega to 3.3VAUXIN, PWRGD = 10k\Omega to 3.3VAUXO, T_A = +25°C, unless otherwise noted, see the$ *Typical Application Circuit.*)















 $\frac{(V_{12VIN} = V_{12S+} = 12V, V_{3.3VAUXIN} = V_{3.3S+} = V_{ON} = V_{AUXON} = V_{INPUT} = 3.3V, \overline{PRES-DET} = GND, FON = PORADJ = TIM = float, FAULT = 10k\Omega to 3.3VAUXIN, PWRGD = 10k\Omega to 3.3VAUXO, T_A = +25°C, unless otherwise noted, see the$ *Typical Application Circuit*.)

## POWER-UP 3.3G 10V/div 3.3V OUTPUT 5V/div 3.3S+ 5V/div 3.3VAUXO 5V/div


3.3V INPUT/3.3V AUXILIARY INPUT

#### **TURN-ON DELAY 3.3V OUTPUT AND** 3.3V AUXILIARY OUTPUT




#### **FAULT CONDITION ON 12V OUTPUT** (AUTORESTART OPTION MAX5954A)

100ms/div




**PWRGD** 5V/div


**FAULT CONDITION ON 3.3V OUTPUT** (AUTORESTART OPTION MAX5954A)



#### **FAULT CONDITION ON AUXILIARY OUTPUT** (AUTORESTART OPTION MAX5954A)




#### **FAULT CONDITION ON 12V OUTPUT** (LATCH OPTION MAX5954L)




 $\frac{(V_{12VIN} = V_{12S+} = 12V, V_{3.3VAUXIN} = V_{3.3S+} = V_{ON} = V_{AUXON} = V_{INPUT} = 3.3V, \overline{PRES-DET} = GND, FON = PORADJ = TIM = float, FAULT = 10k\Omega to 3.3VAUXIN, PWRGD = 10k\Omega to 3.3VAUXO, T_A = +25°C, unless otherwise noted, see the$ *Typical Application Circuit*.)


#### **FAULT CONDITION ON 12V OUTPUT**




# **FAULT CONDITION ON 3.3V OUTPUT**




#### **FAULT CONDITION ON 3.3V MAIN OUTPUT**




#### **FAULT CONDITION ON AUXILIARY OUTPUT** (LATCH OPTION MAX5954)



#### **FAULT CONDITION ON AUXILIARY OUTPUT**




#### **SHORT CIRCUIT ON 12V OUTPUT**





## MAX5954


# **Typical Operating Characteristics (continued)**


 $\frac{(V_{12VIN} = V_{12S+} = 12V, V_{3.3VAUXIN} = V_{3.3S+} = V_{ON} = V_{AUXON} = V_{INPUT} = 3.3V, \overline{PRES-DET} = GND, FON = PORADJ = TIM = float, FAULT = 10k\Omega to 3.3VAUXIN, PWRGD = 10k\Omega to 3.3VAUXO, T_A = +25°C, unless otherwise noted, see the$ *Typical Application Circuit.*)



















 $\frac{(V_{12VIN} = V_{12S+} = 12V, V_{3.3VAUXIN} = V_{3.3S+} = V_{ON} = V_{AUXON} = V_{INPUT} = 3.3V, \overline{PRES-DET} = GND, FON = PORADJ = TIM = float, FAULT = 10k\Omega to 3.3VAUXIN, PWRGD = 10k\Omega to 3.3VAUXO, T_A = +25°C, unless otherwise noted, see the$ *Typical Application Circuit*.)

















 $\frac{(V_{12VIN} = V_{12S+} = 12V, V_{3.3VAUXIN} = V_{3.3S+} = V_{ON} = V_{AUXON} = V_{INPUT} = 3.3V, \overline{PRES-DET} = GND, FON = PORADJ = TIM = float, FAULT = 10k\Omega to 3.3VAUXIN, PWRGD = 10k\Omega to 3.3VAUXO, T_A = +25°C, unless otherwise noted, see the$ *Typical Application Circuit*.)







# **Pin Description**

PIN	NAME	FUNCTION
1	PRES-DET	Present-Detect Input. PRES-DET accepts inputs from the PRSNT#2 pin on a PCI-E connector. PRES-DET has an internal pullup to 3.3VAUXIN. When PRES-DET is low, the outputs follow the command from ON and AUXON after a 4ms debounced time. When PRES-DET goes from low to high, all outputs of the respective slot shut down with no delay (see Table 2).
2	FON	Forced-On Input. FON has a 50kΩ internal pullup to 3.3VAUXIN. A logic-low on FON turns on all PCI-E outputs as long as the power inputs are within their operating range, regardless of the status of the other input signals. Leave FON open for normal operation (see Table 2).
3	ON	12V and 3.3V Outputs Enable. A logic-high at ON turns on the 12V and 3.3V outputs (see Table 2).
4	AUXON	3.3V Auxiliary Output Enable. A logic-high at AUXON turns on the auxiliary output (3.3VAUXO) (see Table 2).
5	12S+	12V Positive Current-Sense Input. Connect the positive terminal of the current-sense resistor to 12S+ using the Kelvin-sensing technique to assure accurate current sensing.
6	128-	12V Negative Current-Sense Input. Connect 12S- to the negative side of the current-sense resistor using the Kelvin-sensing technique to assure accurate current sensing.
7	12G	12V Gate-Drive Output. Connect 12G to the gate of the 12V MOSFET. At power-up, V <sub>12G</sub> is raised to the internal charge-pump voltage level by a constant current.
8	3.3S+	3.3V Positive Current-Sense Input. Connect the positive side of the current-sense resistor to 3.3S+ using the Kelvin-sensing technique to assure accurate current sensing. This input is also used for the 3.3V supply's UVLO function.
9	3.3S-	3.3V Negative Current-Sense Input. Connect to the negative side of the sense resistor using the Kelvinsensing technique to assure accurate current sensing.
10	3.3G	3.3V Gate-Drive Output. Connect 3.3G to the gate of the 3.3V MOSFET. At power-up, $V_{3.3G}$ is charged to 5.5V above the 3.3V supply by a constant current derived from $V_{12VIN}$ .
11	FAULT	Open-Drain Fault Output Signal. FAULT latches active low whenever the outputs are shut down due to a fault. A fault is either of:  • An overcurrent condition lasting longer than the overcurrent timeout.  • A device over temperature condition.  If the fault is detected in the main outputs, FAULT must be reset by toggling the ON input. If the fault is in the auxiliary output, FAULT must be reset by toggling both ON and AUXON. For the auto-restart version, FAULT is reset when the part initiates the next power-on cycle.
12	PWRGD	Open-Drain Power-Good Output. PWRGD goes low tport after all outputs reach their final value and the power MOSFETs are fully enhanced.
13	3.3VAUXO	3.3V Auxiliary Power-Supply Output
14	3.3VAUXIN	3.3V Auxiliary Supply Input. 3.3VAUXIN is the input to a charge pump that drives the internal MOSFET connecting 3.3VAUXIN to 3.3VAUXO. V <sub>3.3VAUXIN</sub> is also used to power the internal control logic and analog references of the MAX5954.
15–23, 26, 27, 29, 30	N.C.	No Connection. Not internally connected.
24	T1	Test Input. Connect T1 to GND.
25	T2	Test Input. Connect T2 to GND.
28	TIM	Overcurrent Timeout Programming Input. Connect a resistor between $500\Omega$ and $500k\Omega$ from TIM to GND to program $t_{\text{FAULT}}$ . Leave TIM floating for a default timeout of 11ms.

Pin	Descri	ption (	conti	nued)
				/

PIN	NAME	FUNCTION
31	OUTPUT	Digital Output. 4ms debounced digital output of INPUT.
32	INPUT	Digital Logic Gate Input
33	12VIN	12V Supply Input. V <sub>12VIN</sub> drives the gate of the MOSFET connected to 3.3G. 12VIN powers an internal charge pump that drives the gate of the MOSFET connected to 12G.
34	GND	Ground
35	PGND	Power Ground. Connect externally to GND.
36	PORADJ	Power-On-Reset Programming Input. Connect a resistor between $500\Omega$ and $500k\Omega$ from PORADJ to GND to program the POR timing. Leave floating for a default value of 160ms.
EP	Exposed Pad	Exposed Pad. Connect to GND (pin 34) with a short trace.

## **Detailed Description**

The MAX5954 hot-plug controller is designed for PCI Express applications. The device provides hot-plug control for 12V, 3.3V, and 3.3V auxiliary supplies of a single PCI Express slot. The MAX5954's logic inputs/outputs allow interfacing directly with the system hot-plug-management controller or through an SMBus with an external I/O expander. An integrated debounced attention switch and present-detect signals are included to simplify system design.

The MAX5954 drives two external n-channel MOSFETs to control the 12V and 3.3V main outputs. The 3.3V auxiliary output is controlled through an internal  $0.3\Omega$  n-channel MOSFET. An internal charge pumps provides a gate drive for the 12V output while the gate drive of the 3.3V output is driven by the 12V input supply. The 3.3V auxiliary output is completely independent from the main outputs with its own charge pump.

At power-up, the MAX5954 keeps all of the external MOSFETs off until all supplies rise above their respective UVLO thresholds. The device keeps the internal MOSFET off only until the 3.3VAUXIN supply rises above its UVLO threshold. Upon a turn-on command, the MAX5954 enhances the external and internal MOSFETs slowly with a constant gate current to limit the power-supply inrush current. The MAX5954 actively limits the current of all outputs at all times and shuts down if an overcurrent condition persists for longer than a programmable overcurrent timeout. Thermal-protection circuitry also shuts down all outputs if the die temperature exceeds +150°C. After an overcurrent or overtemperature fault condition, the MAX5954L latches off while the MAX5954A automatically restarts after a restart time delay.

The power requirement for PCI Express connectors is defined by the PCI Express card specification and summarized in Table 1.

#### **Startup**

The main supply outputs can become active only after all the following events have occurred:

- V<sub>3.3VAUXIN</sub> is above its UVLO threshold
- V<sub>12VIN</sub> and V<sub>3.3S+</sub> are both above their UVLO threshold
- ON is driven high
- PRES-DET is low for more than 5ms

The auxiliary supply output is made available only after the following events have occurred:

- V<sub>3.3VAUXIN</sub> is above its UVLO threshold
- AUXON is driven high
- PRES-DET is low for more than 5ms

The FON input overrides all other control signals and turns on the PCI Express slot when driven low, as long as the UVLO thresholds have been reached. Table 2 summarizes the logic conditions required for startup.

The auxiliary supply input powers the internal control logic and analog references of the MAX5954, so the main supplies cannot be enabled if  $V_{3.3VAUXIN}$  is not present.

When an output is enabled, a programmable startup timer ( $t_{SU}$ ) begins to count the startup time duration. The value of  $t_{SU}$  is set to 2x the fault timeout period ( $t_{FAULT}$ ).  $R_{TIM}$  externally connected from TIM to GND sets the duration of  $t_{FAULT}$ .




Figure 1. Functional Diagram

**Table 1. Power Requirements for PCI Express Connectors** 

POWER RAIL	X1 CONNECTOR	X4/8 CONNECTOR	X16 CONNECTOR					
3.3V								
Voltage Tolerance	±9% (max)	±9% (max)	±9% (max)					
Supply Current	3.0A (max)	3.0A (max)	3.0A (max)					
Capacitive Load	1000μF (max)	1000μF (max)	1000μF (max)					
12V								
Voltage Tolerance	±8% (max)	±8% (max)	±8% (max)					
Supply Current	0.5A (max)	2.1A (max)	5.5A (max)					
Capacitive Load	300µF (max)	1000μF (max)	2000μF (max)					
3.3V AUXILIARY								
Voltage Tolerance	±9% (max)	±9% (max)	±9% (max)					
Supply Current, Wake Enabled	375mA (max)	375mA (max)	375mA (max)					
Supply Current, Non-Wake Enabled	20mA (max)	20mA (max)	20mA (max)					
Capacitive Load	150µF (max)	150μF (max)	150μF (max)					

**Table 2. Control Logic Truth Table** 

ON	AUXON	FON	PRES-DET	12V AND 3.3V OUTPUTS	3.3VAUXO AUXILIARY OUTPUT
X	Х	Low	X	On	On
X	X	High	High	Off	Off
Low	Low	High	Low*	Off	Off
High	Low	High	Low*	On	Off
Low	High	High	Low*	Off	On
High	High	High	Low*	On	On

<sup>\*</sup>PRES-DET high-to-low transition has a 5ms delay (tDEG).

#### 12V and 3.3V Outputs Normal Operation

The MAX5954 monitors and actively limits the current of the 12V and 3.3V outputs after the startup period. Each output has its own overcurrent threshold. If any of the monitored output currents rise above the overcurrent threshold for a period  $t_{FAULT}$ ,  $\overline{FAULT}$  asserts and the controller disengages both the 12V and 3.3V outputs (see the Fault Management section).

#### 3.3V Auxiliary Output Normal Operation

The auxiliary output current is internally monitored and actively limited to the maximum current-limit value. An overcurrent fault condition occurs when the output current exceeds the overcurrent threshold for longer than t<sub>FAULT</sub>.

A fault on an auxiliary channel causes all supplies to be disabled after a programmable time period  $t_{FAULT}$  (see the Fault Management section).

### Power-Good (PWRGD)

Power-good ( $\overline{PWRGD}$ ) is an open-drain output that pulls low a time ( $t_{POR\_HL}$ ) after all of the outputs are fully on. All outputs are considered fully on when 3.3G has risen to  $V_{PGTH3.3}$ , 12G has risen to  $V_{PGTH12}$ , and  $V_{3.3AUXO}$  is less than  $V_{PGTH3.3AUX}$ .  $t_{POR\_HL}$  is adjustable from 2.5ms to 1.5s by connecting a resistor from PORADJ to GND. See the Setting the Power-On- Reset Timeout Period ( $t_{POR}$ ) section.




Figure 2. Power-Up Timing, No Fault




Figure 4. 12V Output Overcurrent/Short Circuit During Normal Operation

### **Thermal Shutdown**

When the die temperature goes above +150°C ( $T_{SD}$ ), an overtemperature fault occurs and the MAX5954 shuts down all outputs. The device waits for the junction temperature to decrease below  $T_{SD}$  - Hysteresis before entering fault management (see the *Fault Management* section).




Figure 3. 12V Power-Up Timing (Turn-On into Output Overcurrent/Short Circuit)

#### **Fault Management**

A fault occurs when an overcurrent lasts longer then  $t_{\mbox{FAULT}}$  or when the device experiences an overtemperature condition.

- A fault on a main output (12V or 3.3V) shuts down both main outputs. The 3.3V auxiliary is not affected.
- A fault on the 3.3V auxiliary output shuts down all three outputs.

The MAX5954A automatically restarts from a fault shutdown after the  $t_{RESTART}$  period, while the MAX5954L latches off. If an overcurrent fault occurred on a main output, bring ON low for at least  $t_{RESET}$  (100 $\mu$ s) and high again to reset the fault and restart the outputs. If the overcurrent fault occurred on an auxiliary output or an overtemperature fault occurred, bring both ON and AUXON low for a minimum of  $t_{RESET}$  to reset the fault. Bring ON and/or AUXON high again to restart the respective outputs. As an extra protection, the MAX5954L waits a minimum of  $t_{RESTART}$  before it can be restarted.

# Debounced Logic Gate (Input and Output)

INPUT accepts an input from a mechanical switch. The corresponding output (OUTPUT) is debounced for 4.4ms. When INPUT goes from high to low, OUTPUT goes low right away and stays low for at least 4.4ms. After the debounce time OUTPUT follows INPUT. If INPUT goes from low to high, OUTPUT goes high right away and

stays high for at least 4ms. After the debounce time, OUTPUT follows INPUT. Figure 5 shows the timing diagram describing the INPUT/OUTPUT debounced feature.

# <u>Present-Detect and Forced-On Inputs</u> (PRES-DET, FON)

PRES-DET input detects the PRSNT#2 pin on a PCI Express connector. When the card is plugged in, PRES-DET goes low and allows the turn-on of the output after a 4ms debounced time. When the card is removed, an internal  $50k\Omega$  pullup forces PRES-DET high and the PCI Express slot is shut down with no delay. PRES-DET works in conjunction with ON and AUXON and only enables the device when ON and AUXON are high.

A logic-low on  $\overline{\text{FON}}$  forces the PCI Express slot (main supplies and auxiliary) to turn on regardless of the status of the other logic inputs provided the UVLO thresholds are exceeded on all of the inputs.

#### **Active Current Limits**

Active current limits are provided for all three outputs. Connect a current-sense resistor between 12S+ and 12S-to set the current limit for the 12V output. The current limit is set to 54mV/R<sub>SENSE12</sub>. Connect a current-sense resistor between 3.3S+ and 3.3S- to set the current limit for the 3.3V main output to 20mV/R<sub>SENSE3.3</sub>. For the auxiliary output (3.3V<sub>AUXO</sub>) the current limit is fixed at 470mA.

When the voltage across R<sub>SENSE12</sub> or R<sub>SENSE3.3</sub> reaches the current-limit threshold voltage, the MAX5954 regulates the gate voltage to maintain the current-limit threshold voltage across the sense resistor. If the current limit lasts for  $t_{FAULT}$ , then an overcurrent fault occurs. The MAX5954 shuts down both the 12V and 3.3V outputs and asserts the FAULT output.

When the auxiliary output reaches the current limit (470mA) for longer than t<sub>FAULT</sub>, a fault occurs and the device shuts down all outputs and asserts <del>FAULT</del>.




Figure 5. INPUT and OUTPUT Debounced Feature

#### Undervoltage-Lockout Threshold

The UVLO thresholds prevent the internal auxiliary MOSFET and the external main channel MOSFETs (Q1 and Q2 in the *Typical Application Circuit*) from turning on if V<sub>12VIN</sub>, V<sub>3.3VIN</sub>, and V<sub>3.3VAUXIN</sub> are not present. Internal comparators monitor the main supplies and the auxiliary supply and keep the gate-drive outputs (12G and 3.3G) low until the supplies rise above their UVLO threshold. The 12V main supply is monitored at 12VIN and has a UVLO threshold of 10V. The 3.3V main supply is monitored at 3.3S+ and has a UVLO threshold of 2.65V. The auxiliary supply is monitored at 3.3VAUXIN and has a 2.65V UVLO threshold. For the main outputs to operate, V<sub>3.3VAUXIN</sub> must be above its UVLO threshold.

# External MOSFET Gate Driver (12G and 3.3G)

The gate drive for the external MOSFETs is provided at 12G and 3.3G. 12G is the gate drive for the 12V main supply and is boosted to 5.3V above  $V_{12VIN}$  by an internal charge pump. During turn-on, 12G sources  $5\mu A$  into the external gate capacitance to control the turn-on time of the external MOSFET. During turn-off, 12G sinks  $150\mu A$  from the external gate capacitance to quickly turn off the external MOSFET. During short-circuit events, an internal 120mA current activates to rapidly bring the load current into the regulation limits.

3.3G is the gate drive for the 3.3V main supply's MOSFET and is driven to 5.5V above the 3.3V main supply. The power for 3.3G is supplied from 12VIN and has no internal charge pump. During turn-on, 3.3G sources 5µA into the external gate capacitance to control the turn-on time of the external MOSFET. During turn-off, 3.3G sinks 150µA to quickly turn off the external MOSFET. During short-circuit events, an internal 150mA current activates to rapidly turn off the external MOSFET.

#### **Auxiliary Supply (3.3VAUXIN)**

3.3VAUXIN provides power to the auxiliary output as well as the internal logic and references. The drain of the internal auxiliary MOSFET connects to 3.3VAUXIN through internal sense resistor and the source connects to the auxiliary output 3.3VAUXO. The MOSFET's typical on-resistance is  $0.3\Omega$ . An internal charge pump boosts the gate-drive voltage to fully turn on the internal n-channel MOSFET. The auxiliary supply has an internal current limit set to 470mA.




Figure 6. Fault Management Flow Chart

## **Applications Information**

## **Setting the Fault Timeout Period (tFAULT)**

 $t_{FAULT}$  is the time an overcurrent or overtemperature fault must remain for the MAX5954 to disable the main or auxiliary outputs. Program the fault timeout period ( $t_{FAULT}$ ) by connecting a resistor ( $R_{TIM}$ ) from TIM to GND.  $t_{FAULT}$  can be calculated by the following equation:

$$t_{FAULT} = 166 \text{ns}/\Omega \times R_{TIM}$$

The t<sub>FAULT</sub> programmed time duration must be chosen according to the total capacitance load connected to 12G and 3.3G. To properly power-up the main supply outputs, the following constraints need to be taken:

$$t_{SU} {\geq} \frac{V_{GATE} {\times} C_{LOAD}}{I_{CHG}}$$

where  $t_{SU} = 2 \times t_{FAUIT}$  and where:

- 1)  $I_{CHG} = 5\mu A$ .
- 2)  $V_{GATE}$  = 18.4V for 12G and  $V_{GATE}$  = 9.4V for 3.3G.
- 3) C<sub>LOAD</sub> is the total capacitance load at the gate.

Maximum and minimum values for  $R_{TIM}$  are  $500k\Omega$  and  $500\Omega$ , respectively. Leave TIM floating for a default  $t_{FAUI}$  T of 11ms.

# Setting the Power-On-Reset Timeout Period (tpor\_HL)

 $t_{POR\_HL}$  is the time from when the gate voltages of all outputs reach their power-good threshold to when  $\overline{PWRGD}$  pulls low. Program the power-on-reset timeout period ( $t_{POR}$ ) by connecting a resistor ( $t_{PORADJ}$ ) from PORADJ to GND.  $t_{POR\_HL}$  can be calculated by the following equation:

 $t_{POR\ HL} = 2.5 \mu s/\Omega x R_{PORADJ}$ 

Maximum and minimum values for  $R_{PORADJ}$  are  $500k\Omega$  and  $500\Omega,$  respectively. Leave PORADJ floating for a default  $t_{POR}$  of 160ms.

### **Component Selection**

Select the external n-channel MOSFET according to the applications current requirement. Limit the switch power dissipation by choosing a MOSFET with an  $R_{DS\_ON}$  low enough to have a minimum voltage drop at full load. High  $R_{DS\_ON}$  causes larger output ripple if there are pulsed loads. High  $R_{DS\_ON}$  can also trigger an external undervoltage fault at full load. Determine the MOSFET's power rating requirement to accommodate a short-circuit condition on the board during startup. Table 3 lists MOSFETs and sense-resistor manufacturers.

## **Additional External Gate Capacitance**

External capacitance can be added from the gate of the external MOSFETs to GND to slow down the dV/dt of the 12V and 3.3V outputs.

#### **Maximum Load Capacitance**

Large capacitive loads at the 12V output, the 3.3V output, and the 3.3V auxiliary output can cause a problem when inserting discharged PCI cards into live backplanes. A fault occurs if the time needed to charge the capacitance of the board is greater than the typical startup time (2 x t<sub>FAULT</sub>). The MAX5954 can withstand large capacitive loads due to their adjustable startup times and adjustable current-limit thresholds. Calculate the maximum load capacitance as follows:

$$C_{LOAD} < \frac{t_{SU} \times I_{LIM}}{V_{OUT}}$$

 $V_{OUT}$  is either the 3.3V output, the 12V output, or the 3.3V auxiliary output.

**Table 3. Component Manufacturers** 

COMPONENT	MANUFACTURER	WEBSITE
Sense Resistor	Vishay-Dale	www.vishay.com
Serise Resistor	IRC	www.irctt.com
	Fairchild	www.fairchildsemi.com
MOSFETs	International Rectifier	www.irf.com
WOSFE IS	Motorola	www.mot-sps.com/ppd/
	Vishay-Siliconix	www.vishay.com


## **Input Transients**

The 12V input (12VIN), the 3.3V input (3.3S+), and the 3.3V auxiliary (3.3VAUXIN) must be above their UVLO thresholds before startup can occur. Input transients can cause the input voltage to sag below the UVLO threshold. The MAX5454 rejects transients on the input supplies that are shorter than  $4\mu s$  (typ).

# **Chip Information**

PROCESS: BICMOS

# **Typical Application Circuit**



# **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX5954AETX+	-40°C to +85°C	36 Thin QFN	T3666-3
MAX5954LETX+	-40°C to +85°C	36 Thin QFN	T3666-3

<sup>+</sup>Denotes lead free package.

# **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
36 TQFN	T3666-3	21-0141	90-0049

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/06	Initial release	_
1	9/18	Updated Typical Application Circuit and revision number of data sheet	21
2	7/19	Added exposed pad connection information to the <i>Pin Description</i> table.	13

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.