











TPS65631W

SLVSC27D - JULY 2013-REVISED OCTOBER 2016

TPS65631W Dual-Output AMOLED Display Power Supply

Features

- 2.9-V to 4.5-V Input Voltage Range
- Fixed 4.6-V Positive Output Voltage
- 0.5% V_{POS} Accuracy from 25°C to 85°C
- Separate V_{POS} Output Sense Pin
- Negative Output Voltage Digitally Programmable from -1.4 V to -4.4 V (-4 V Default)
- Output Currents up to 200 mA Supported
- **Excellent Line Transient Regulation**
- Outputs High Impedance During Shut Down
- **Short-Circuit Protection**
- Thermal Shutdown
- Available in 2.5-mm × 2.5-mm, 10-Pin QFN Package

2 Applications

AMOLED Displays

3 Description


The TPS65631W is designed to drive AMOLED (Active Matrix Organic Light Emitting Diode) displays requiring positive and negative supply rails. The device integrates a boost converter for V_{POS} and an inverting buck boost converter for V_{NEG} and is suitable for battery-operated products. The digital control pin (CTRL) allows programming the negative output voltage in digital steps. The TPS65631W uses a novel technology enabling excellent line transient performance.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65631W	QFN (10)	2.50 mm × 2.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet

Simplified Schematic



Efficiency vs Output Current






Table of Contents

1	Features 1	8.4 Device Functional Modes11
2	Applications 1	8.5 Programming
3	Description 1	9 Applications and Implementation 13
4	Simplified Schematic 1	9.1 Application Information
5	Revision History2	9.2 Typical Application
6	Pin Configuration and Functions 4	10 Power Supply Recommendations 17
7	Specifications5	11 Layout 18
•	7.1 Absolute Maximum Ratings	11.1 Layout Guidelines 18
	7.2 ESD Ratings	11.2 Layout Example 18
	7.3 Recommended Operating Conditions	12 Device and Documentation Support 19
	7.4 Thermal Information	12.1 Device Support
	7.5 Electrical Characteristics	12.2 Receiving Notification of Documentation Updates 19
	7.6 Timing Requirements	12.3 Community Resources
	7.7 Typical Characteristics	12.4 Trademarks
8	Detailed Description9	12.5 Electrostatic Discharge Caution
•	8.1 Overview	12.6 Glossary
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable
	8.3 Feature Description9	Information

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision C (January 2016) to Revision D				
•	Changed PVIN pin number from 12 to 10 and changed pin 13 to "—" for the Exposed Thermal Pad in the Pin Functions table	4			
•	Moved T _{stg} spec from Handling Ratings table to Abs Max Ratings table; and, renamed Handling Ratings to ESD Ratings	5			
<u>.</u>	Added Receiving Notification of Documentation Updates and Community Resources sections	19			
С	Changes from Revision B (April 2015) to Revision C	Page			
•	Deleted sentence in the Overview description.	9			
С	Changes from Revision A (September 2014) to Revision B	Page			
•	Added "Outputs High Impedance During Shut Down" to Features.				
•	Changed front-page schematic				
•	Changed symbol for shut-down time				
•	Added t _{OFF} to Timing Requirements	7			
•	Changed Figure 6	10			
•	Deleted "Output Discharge During Shut Down" subsection	11			
•	Changed "300 mA" to "200 mA"	13			
•	Changed Figure 8	13			
•	Changed recommended capacitance value for C1 and C3, and reformatted table entries	14			

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



Changes from Original (July 2013) to Revision A


Page

Added Device Information and Handling Rating tables, Feature Description section, Device Functional Modes,
 Programming section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section......

Copyright © 2013–2016, Texas Instruments Incorporated



6 Pin Configuration and Functions



Pin Functions

NAME	NO.	I/O	DESCRIPTION	
AGND	5	_	Analog ground.	
AVIN	9	_	Input supply voltage for internal analog circuits (both converters).	
CTRL	6	I	Control pin. Combined device enable and inverting buck-boost converter output voltage programming pin.	
FBS	4	I	Feedback sense pin of the boost converter output voltage.	
PGND	2	_	Power ground of the boost converter.	
PVIN	10	_	Input supply voltage pin for the inverting buck-boost converter.	
SWN	8	0	Switch pin of the inverting buck-boost converter.	
SWP	1	0	Switch pin of the boost converter.	
OUTN	7	0	Rectifier pin of the inverting buck-boost converter.	
OUTP	3	0	Rectifier pin of the boost converter.	
Exposed Thermal Pad	_	_	Connect this pad to AGND and PGND.	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	SWP, OUTP, FBS, PVIN, AVIN	-0.3	6	V
Input voltage (2)	OUTN	-0.3	-6	V
input voitage (=)	SWN	-6	6	V
	CTRL	-0.3	5.5	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stq}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	٧
V _{ESD}	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	٧
		Machine model (MM) ESD stress voltage	± 200	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER			NOM	MAX	UNIT
V_{I}	Input supply voltage range		2.9	3.7	4.5	V
V	Output valtage venge	V _{POS}		4.6		V
Vo	Output voltage range	V_{NEG}	-4.4	-4	-1.4	V
	Output ourrent range	I _{POS}	0		200	m 1
IO	Output current range	I _{NEG}	0		200	mA
T _A	Operating ambient temperature		-40	25	85	°C
T_{J}	Operating junction temperature		-40	85	125	-0

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DSK	LINUT
	I TERMAL METRIC**	10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.1	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	57.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	21.4	°C/W
R ₀ JCbot	Junction-to-case (bottom) thermal resistance	4.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ With respect to AGND pin.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process...



7.5 Electrical Characteristics

 $V_I = 3.7 \text{ V}, V_{(CTRL)} = 3.7 \text{ V}, V_{POS} = 4.6 \text{ V}, V_{NEG} = -4.0 \text{ V}, T_J = -40^{\circ}\text{C}$ to 125°C, typical values are at $T_J = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
l ₁	Shutdown current into AVIN and PVIN	CTRL pin connected to ground.		0.1		μΑ
V _{UVLO}	Undervoltage lockout threshold	V _I rising.			2.4	V
BOOST (CONVERTER	11.00000				
	Output voltage			4.6		V
Vo	- Carpat Tollage	25°C ≤ T _J ≤ 85°C, no load	-0.5%		0.5%	<u> </u>
O	Output voltage tolerance	-40°C ≤ T _J < 85°C, no load	-0.8%		0.8%	
	Switch (low-side) on-resistance	I _(SWP) = 200 mA		200		
r _{DS(on)}	Rectifier (high-side) on-resistance	I _(SWP) = 200 mA		350		mΩ
	Switching frequency	I _O = 200 mA		1.7		MHz
	Switch current limit	Inductor valley current	0.8	1		Α
	Short-circuit threshold voltage in operation	V _O falling		4.1		V
	Short-circuit detection time during operation			3		ms
	Output sense threshold voltage using OUTP	V _(OUTP) - V _(FBS) increasing		300		mV
	Output sense threshold voltage using FBS	V _(OUTP) - V _(FBS) decreasing		200		mV
	Input resistance of FBS	Between FBS pin and ground		4		МΩ
	Discharge resistance	CTRL pin connected to ground, I _O = 1 mA		30		Ω
	Line regulation	I _O = 200 mA		0.002		%/V
	Load regulation			0.01		%/A
INVERTII	NG BUCK-BOOST CONVERTER					
	Output voltage default			-4.0		
V_O	Output voltage range		-4.4		-1.4	V
	Output voltage tolerance		-0.05		0.05	
r	Switch (high-side) on-resistance	I _(SWN) = 200 mA		200		mΩ
r _{DS(on)}	Rectifier (low-side) on-resistance	I _(SWN) = 200 mA		300		11152
	Switching frequency	I _O = 10 mA		1.7		MHz
	Switch current limit	V _I = 2.9 V	1.5	2.2		Α
	Short-circuit threshold voltage during operation	Voltage drop from nominal V _O		500		mV
	Short-circuit threshold voltage during start-up		180	200	230	
t _{SCP}	Short-circuit detection time during start-up			10		ms
	Short-circuit detection time during operation			3		ms
	Discharge resistance	CTRL pin connected to ground, $I_{O} = 1 \text{ mA}$		150		Ω
	Line regulation	I _O = 200 mA		0.006		%/V
	Load regulation			0.31		%/A

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



Electrical Characteristics (continued)

 $V_I = 3.7 \text{ V}, \ V_{(CTRL)} = 3.7 \text{ V}, \ V_{POS} = 4.6 \text{ V}, \ V_{NEG} = -4.0 \text{ V}, \ T_J = -40 ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$, typical values are at $T_J = 25 ^{\circ}\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CTRL						
	High-level threshold voltage				1.2	V
	Low-level threshold voltage		0.4			V
	Pull-down resistance		150	400	860	kΩ
OTHER						
t _{INIT}	Initialization time			300	400	μs
t _{SDN}	Shut-down time		30		80	μs
t _{STORE}	Data storage time		30		80	μs
T _{SD}	Thermal shutdown temperature			145		°C


7.6 Timing Requirements

		MIN	TYP	MAX	UNIT
CTRL Interface					
t _{HIGH}	High-level pulse duration	2	10	25	μs
t_{LOW}	Low-level pulse duration	2	10	25	μs
t _{OFF}	Shut-down pulse duration (CTRL = low)	200			μs

TEXAS INSTRUMENTS

7.7 Typical Characteristics

At $T_A = 25$ °C, unless otherwise noted.






8 Detailed Description

8.1 Overview

The TPS65631W consists of a boost converter and an inverting buck boost converter. The V_{POS} output is fixed at 4.6 V and V_{NEG} output is programmable via a digital interface in the range of -1.4 V ~ -4.4 V, the default is -4 V.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Boost Converter

The boost converter uses a fixed-frequency current-mode topology, and its output voltage (V_{POS}) is fixed at 4.6 V

For the highest output voltage accuracy, connect the output sense pin (FBS) directly to the positive pin of the output capacitor. If not used, the FBS pin can be left floating or connected to ground. If the FBS pin is not used, the boost converter senses its output voltage using the OUTP pin.

8.3.2 Inverting Buck-Boost Converter

The inverting buck-boost converter uses a constant-off-time peak-current mode topology. The converter's default output voltage (V_{NEG}) is -4 V, but it can be programmed to any voltage in the range -1.4 V to -4.4 V (see *Programming V_{NEG}*).

Copyright © 2013–2016, Texas Instruments Incorporated

Feature Description (continued)

8.3.3 Soft-Start and Start-Up Sequence

The TPS65631W features a soft-start function to limit inrush current. When the device is enabled by a high-level signal applied to the CTRL pin, the boost converter starts switching with a reduced switch current limit. Ten milliseconds after the CTRL pin goes high, the inverting buck-boost converter starts with a default value of –4 V. A typical start-up sequence is shown in Figure 6.




Figure 6. Start-Up Sequence

8.3.4 Enable (CTRL)

The CTRL pin serves two functions. One is to enable and disable the device, and the other is to program the output voltage (V_{NEG}) of the inverting buck-boost converter (see *Programming V_{NEG}*). If the digital interface is not required, the CTRL pin can be used as a standard enable pin for the device, which will come up with its default value on V_{NEG} of -4 V. When CTRL is pulled high, the device is enabled. The device is shut down with CTRL low.

8.3.5 Undervoltage Lockout

The TPS65631W features an undervoltage lockout function that disables the device when the input supply voltage is too low for normal operation.

8.3.6 Short Circuit Protection

The TPS65631W is protected against short-circuits of V_{POS} and V_{NEG} to ground and to each other.

8.3.6.1 Short-Circuits During Normal Operation

During normal operation an error condition is detected if V_{POS} falls below 4.1 V for more than 3 ms or V_{NEG} is pulled above the programmed nominal output by 500 mV for longer than 3 ms. In either case the device enters shutdown mode: the converters are disabled and their outputs are disconnected from the input. To resume normal operation either cycle the input supply voltage or toggle the CTRL pin low and then high again.

8.3.6.2 Short-Circuits During Start-Up

During start up an error condition is detected if:

- V_{POS} is not in regulation 10 ms after a high-level is applied to the CTRL pin.
- V_{NEG} is higher than threshold level 10 ms after a high-level is applied to the CTRL pin.
- V_{NFG} is not in regulation 20 ms after a high-level is applied to the CTRL pin.

To resume normal operation either cycle the input supply voltage or toggle the CTRL pin low and then high again.



Feature Description (continued)

8.3.7 Thermal Shutdown

The TPS65631W enters thermal shutdown mode if its junction temperature exceeds 145°C (typical). During thermal shutdown mode none of the device functions are available. To resume normal operation, either cycle the input supply voltage or toggle the CTRL pin low and then high again.

8.4 Device Functional Modes

8.4.1 Operation with $V_1 < 2.9 \text{ V}$

The recommended minimum input supply voltage for full performance is 2.9 V. The device continues to operate with input supply voltages below 2.9 V; however, full performance is not guaranteed. The device does not operate with input supply voltages below the UVLO threshold.

8.4.2 Operation with $V_I \approx V_{POS}$ (Diode Mode)

The TPS65631W features a "diode" mode that enables it to regulate its output voltage even when the input supply voltage is close to V_{POS} (that is, too high for normal boost operation). When operating in diode mode the converter's high-side switch stops switching and its body diode is used as the rectifier. Boost converter efficiency is reduced when operating in diode mode. At low output currents (\approx 2 mA and below), the boost converter automatically transitions from pulse-width modulation to pulse-skip mode. This ensures that V_{POS} stays in regulation but increases the output voltage ripple on V_{POS} .

8.4.3 Operation with CTRL

When a low-level signal is applied to the CTRL pin the device is disabled and switching is inhibited. When the input supply voltage is above the UVLO threshold and a high-level signal is applied to the CTRL pin the device is enabled and its start-up sequence begins.



8.5 Programming

8.5.1 Programming V_{NEG}

The output voltage of the inverting buck-boost converter (V_{NEG}) can be programmed using the CTRL pin. If output voltage programming is not required, the CTRL pin can be used as a standard enable pin (see *Enable (CTRL)*).




Figure 7. Programming V_{NEG} Using the CTRL Pin

When the CTRL pin is pulled high, the inverting buck-boost converter starts up with its default voltage of -4V. The device now counts the rising edges applied to the CTRL pin and sets the output voltage (V_{NEG}) according to Table 1. For the timing diagram shown in Figure 7, V_{NEG} is programmed to -4.2 V, since three rising edges are detected.

The CTRL interface is designed to work with pulses whose duration is between 2 μ s and 25 μ s. Pulses shorter than 2 μ s or longer than 25 μ s are not ensured to be recognized.

Number of Rising Edges Number of Rising Edges V_{NEG} 0 / no pulses -4 V 16 -2.9 V -4.4 V 17 -2.8 V 2 –2.7 V -4.3 V 18 -4.2 V 19 –2.6 V 3 4 -4.1 V 20 -2.5 V 5 -4.0 V 21 -2.4 V 6 –3.9 V 22 -2.3 V 7 -3.8 V 23 -2.2 V -3.7 V 24 -2.1 V 9 25 -2.0 V -3.6 V 10 -3.5 V 26 -1.9 V 11 27 –3.4 V -1.8 V 12 -3.3 V -1.7 V 28 13 -3.2 V 29 -1.6 V 14 -3.1 V 30 -1.5 V 15 -3.0 V 31 -1.4 V

Table 1. Programming Table for V_{NEG}



Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Figure 8 shows a typical application circuit suitable for supplying AMOLED displays in smartphone applications. The circuit is designed to operate from a single-cell Li-Ion battery and generates a positive output voltage V_{POS} of 4.6 V and a negative output voltage of -4 V. Both outputs are capable of supplying up to 200 mA of output current.

9.2 Typical Application




Figure 8. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the following input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE
Input voltage range	2.9 V to 4.5 V
Output voltage	$V_{POS} = 4.6V$, $V_{NEG} = -4 V$

9.2.2 Detailed Design Procedure

Copyright © 2013-2016, Texas Instruments Incorporated

In order to maximize performance, the TPS65631W has been optimized for use with a relatively narrow range of component values, and customers are strongly recommended to use the application circuit shown in Figure 8 with the components listed in Table 3 and Table 4.

9.2.2.1 Inductor Selection

The boost converter and inverting buck-boost converter have been optimized for use with 10 µH inductors, and it is recommended that this value be used in all applications. Customers using other values of inductor are strongly recommended to characterize circuit performance on a case-by-case basis.



Table 3. Inductor Selection⁽¹⁾

PARAMETER	VALUE	MANUFACTURER	PART NUMBER		
		Toko	DFE252012C-100M		
L1, L2	10 μΗ	ABCO	LPP252012-100M		
		Taiyo Yuden	MDKK2020T-100M		

⁽¹⁾ See Third-Party Products Disclaimer

9.2.2.2 Capacitor Selection

The recommended capacitor values are shown in Table 4. Applications using less than the recommended capacitance (e.g. to save PCB area) may experience increased voltage ripple. In general, the lower the output power, the lower the necessary capacitance.

Table 4. Capacitor Selection⁽¹⁾

PARAMETER	VALUE	MANUFACTURER	PART NUMBER			
C1, C2, C3	10 μF	Murata	GRM21BR71A106KE51			
C4	100 nF	Murata	GRM21BR71E104KA01			

⁽¹⁾ See Third-Party Products Disclaimer


9.2.2.3 Stability

Applications using component values that differ significantly from those recommended in Table 3 and Table 4 should be checked for stability over the full range of operating conditions.




9.2.3 Application Curves

The performance shown in the following graphs was obtained using the circuit shown in Figure 8 and the external components shown in Table 3 and Table 4. The output voltage settings for these measurements were $V_{POS} = 4.6 \text{ V}$ and $V_{NFG} = -4 \text{ V}$.




Copyright © 2013–2016, Texas Instruments Incorporated









10 Power Supply Recommendations

The TPS65631W is designed to operate from an input voltage supply range between 2.9 V and 4.5 V. If the input supply is located more than a few centimeters from the TPS65631W additional bulk capacitance may be required. The 10 μ F shown in the schematics in this data sheet is a typical choice for this function.



11 Layout

11.1 Layout Guidelines


No PCB layout is perfect and compromises are always necessary. However, following the basic principles listed below (in order of importance) should go a long way to achieving good performance:

- Route switching currents on the top layer using short, wide traces. Do not route these signals through vias, which have relatively high parasitic inductance and resistance.
- Use a copper pour on layer 2 as a ground plane and thermal spreader, and connect the thermal pad to it
 using a number of thermal vias.
- Place C1 as close as possible to pin 10.
- Place C2 as close as possible to pins 2 and 3.
- Place C3 as close as possible to pin 7.
- Place L1 as close as possible to pin 1.
- Place L2 as close as possible to pin 10.
- Use the thermal pad to join AGND and PGND.
- Connect the FBS pin directly to the positive pin of C2, that is, keep this connection separate from the connection between OUTP and C2.

Figure 23 illustrates how a PCB layout following the above principles may be realized in practice.

11.2 Layout Example

Figure 23 shows the above principles implemented for the circuit of Figure 8.



- Via to signal layer on internal or bottom layer.
- Thermal via to copper pour on internal or bottom layer.

Figure 23. PCB Layout Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS65631WDSKR	ACTIVE	SON	DSK	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SJN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2019


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65631WDSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65631WDSKR	SON	DSK	10	3000	182.0	182.0	20.0

2.5 x 2.5 mm, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated