

ISL91301A, ISL91301B

Triple/Quad Output Power Management IC

FN8966 Rev.4.01 Feb 20, 2020

The <u>ISL91301A</u> is a 4-phase, three output programmable Power Management IC (PMIC) and the <u>ISL91301B</u> is a 4-phase, four output programmable PMIC. They are optimized with highly efficient, synchronous buck converters capable of multiphase and single-phase operations. The devices can deliver 4A per phase continuous output current for 2.8V to 5.5V supply voltages or 3A per phase current for wider 2.5V to 5.5V supply voltages. It features four buck controllers and can reconfigure its power stages to these controllers. This flexibility allows seamless design-in for a wide range of applications that require high output power and small solution size.

The ISL91301A and ISL91301B integrate low ON-resistance MOSFETs and programmable PWM frequency, allowing the use of very small external inductors and capacitors. They feature automatic Diode Emulation and Pulse Skipping modes under light-load conditions to further improve efficiency and maximize battery life. The ISL91301A and ISL91301B feature a controller based on the proprietary Renesas R5 technology which provides tight output accuracy and load regulation, ultra-fast transient response, seamless DCM/CCM transitions, and requires no external compensation.

In addition to the standard interrupt, chip enable, and watchdog reset functions, the ISL91301A and ISL91301B also feature four MPIOs and two GPIOs capable of supporting SPI, I²C communication protocol, and various other pin mode functions.




Figure 1. Dual Phase Efficiency (V_{OUT} = 1.8V), Load Sweep (0.1A to 8A)

Features

- Triple output 2+1+1 phases (ISL91301A) or quad output single phase (ISL91301B)
- 4A per phase for the 2.8V to 5.5V supply voltage, VIN_SEL = AVIN
- 3A per phase for the 2.5V to 5.5V supply voltage, VIN_SEL = GND
- · Small solution size
- High efficiency (93% for 3.8V_{IN}/1.8V_{OUT})
- Low IQ in low power mode
- Proprietary control scheme reduces output capacitor and supports fast load transient (such as 50A/µs per phase)
- $\pm 0.7\%$ system accuracy, remote voltage sensing
- Programmable PWM frequency from 2MHz to 6MHz
- I²C programmable output from 0.3V to 2V
- Independent Dynamic Voltage Scaling (DVS) for each output
- Soft-start and fault detection (UV, OV, OC, OT), short-circuit protection
- 2.570mmx2.919mm 42 ball WLCSP with 0.4mm pitch

Applications

- Smartphones, AR/VR glasses, drones
- Optical transceiver modules
- Artificial Intelligence (AI) processors
- Client/enterprise/data center SSD, NAS

Related Literature

For a full list of related documents, visit our website

• ISL91301A, ISL91301B device pages




Figure 2. Single Phase Efficiency (V_{OUT} = 1.8V), Load Sweep (0.1A to 4A)

Contents

1.	Overview	. 4
1.1	Block Diagram	. 4
1.2	Typical Application Diagrams	. 5
1.3	Ordering Information	. 7
1.4	Pin Configuration	. 8
1.5	Pin Descriptions	. 9
1.6	I/O Pin Configuration	10
2.	Specifications	11
2.1	Absolute Maximum Ratings	11
2.2	Thermal Information	11
2.3	Recommended Operating Conditions	11
2.4	Analog Specifications	12
3.	Output Configurations	14
4.	Typical Performance Curves	16
5.	Applications Information	21
5.1	Inductor Selection	21
5.2	Output Capacitor Selection	21
5.3	Input Capacitor Selection	21
5.4	Dynamic Voltage Scaling (DVS)	22
5.5	Configuring DVS Speed	24
6.	DVS Transition Slew Rate Setting	25
6.1	Output Voltage Setting	25
6.2	Power Sequencing	25
6.3	Watchdog Time (WDOG_RST Pin)	27
6.4	Interrupt Pin	27
7.	Protection Features (FAULTS)	29
7.1	Over-Temperature (OT) Protection	
7.2	Overcurrent (OC) Protection Mode	
7.3	Overvoltage (OV) and Undervoltage (UV) Protection	29
8.	Serial Communication Interface	
8.1	SPI Interface	
8.2	I ² C Interface	34
9.	Board Layout Recommendations	
9.1	PCB Layout Summary	
9.2	PCB Design for WLCSP Recommendations	41



ISL91301A, ISL91301B

10.	Register Address Map	. 42
11.	Register Description by Address	. 43
12.	Revision History	. 57
13	Package Outline Drawing	59

1. Overview

1.1 Block Diagram




Figure 3. Block Diagram

1.2 Typical Application Diagrams




Figure 4. 2 Phase + 1 Phase + 1 Phase (3A/Phase, VIN_min = 2.5V)




Figure 5. 1 Phase + 1 Phase + 1 Phase + 1 Phase (3A/Phase, VIN_min = 2.5V)




Figure 6. 2 Phase + 1 Phase + 1 Phase (4A/Phase, VIN_min = 2.8V)




Figure 7. 1 Phase + 1 Phase + 1 Phase + 1 Phase (4A/Phase, VIN_min = 2.8V)

1.3 Ordering Information

Part Number (Notes 3, 4)	9		Pkg. Dwg #		
ISL91301AIIZ-T	301A	-40 to +85 3k 2.570mmx2.919mm, 42 Ball WLCSP V		W6x7.42B	
ISL91301BIIZ-T	301B	-40 to +85	3k	2.570mmx2.919mm, 42 Ball WLCSP	W6x7.42B
ISL91301AII-H-EV1Z	L91301AII-H-EV1Z Evaluation Board (VIN_SEL pin = AVIN, support 4A/phase, Supply Voltage range: 2.8V ~ 5.5V)				
ISL91301AII-L-EV1Z	V1Z Evaluation Board (VIN_SEL pin = GND, support 3A/phase, Supply voltage range: 2.5V ~ 5.5V)				
ISL91301BII-H-EV1Z	Evaluation Board (VIN_SEL pin = AVIN, support 4A/phase, Supply Voltage range: 2.8V ~ 5.5V)				
ISL91301BII-L-EV1Z	Evaluation B	loard (VIN_SEL pi	n = GND, support 3A	Vphase, Supply voltage range: 2.5V ~ 5.5V)	

Notes:

- 1. For additional part options contact your local sales office.
- 2. See TB347 for details about reel specifications.
- 3. These Pb-free WLCSP packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu - e6 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free WLCSP packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
- For Moisture Sensitivity Level (MSL), see the <u>ISL91301A</u> and <u>ISL91301B</u> device pages. For more information about MSL, see <u>TB363</u>.


Part Number	Pin Configuration	Pitch	Output Configuration	Load Per Phase
ISL91302B	54 Ball 6x9 WLCSP	0.4mm	Single Output (4 + 0 Phase)	5A
	54 Ball 6x9 WLCSP	0.4mm	Dual Output (3 + 1 Phase)	5A
	54 Ball 6x9 WLCSP	0.4mm	Dual Output (2 + 2 Phase)	5A
ISL91301A	42 Ball 6x7 WLCSP	0.4mm	Triple Output (2+1+1 Phase)	4A
ISL91301B	42 Ball 6x7 WLCSP	0.4mm	Quad Output (1+1+1+1 Phase)	4A
ISL91211A	54 Ball 6x9 WLCSP	0.4mm	Triple Output (2+1+1 Phase)	5A
ISL91211B	54 Ball 6x9 WLCSP	0.4mm	Quad Output (1+1+1+1 Phase)	5A
ISL91212A	54 Ball 6x9 WLCSP	0.4mm	Triple Output (2+1+1 Phase)	5A
ISL91212B	54 Ball 6x9 WLCSP	0.4mm	Quad Output (1+1+1+1 Phase)	5A

Table 1. Key Differences Between Family of Parts

1.4 Pin Configuration

ISL91301A, ISL91301B 42 Ball 6x7 WLCSP Top View

Jedec Standard: Balls Down, A1 Top Left Corner



1.5 Pin Descriptions

Pin Location	Pin Name	Туре	Description
A1	PVIN_A	Input	Power supply for Power Stage A
A2, B2	PH_A	Output	Switching node for Power Stage A
A3, B3	PGND_A	Input	Ground connection for Power Stage A
A4, B4	PGND_B	Input	Ground connection for Power Stage A
A5, B5	PH_B	Output	Switching node for Power Stage B
A6	PVIN_B	Input	Power supply for Power Stage B
B1	GPIO0	Input/Output	I ² C clock
В6	WDOG_RST	Input	Digital input, resets bucks to default output voltage
C1	EN	Input	Master chip enable input, NMOS logic threshold
C2	GPIO1	Input/Output	I ² C data
C3	INT	Output	Interrupt line
C4	VIN_SEL	Input	For 2.8V~5.5V $V_{\rm IN}$ range, 4A per phase $I_{\rm OUT}$ capability: Tie to AVIN For 2.5V ~ 5.5V $V_{\rm IN}$ range, 3A per phase $I_{\rm OUT}$ capability: Tie to GND
D1	VOUT4	Input	Output voltage sense for Buck4
E1	RTN4	Input	Remote ground sense for Buck4
C5	GND	Input	Analog chip ground
C6	RTN1	Input	Remote ground sense for Buck1
D2	RTN3	Input	Remote ground sense for Buck3
D3	VOUT3	Input	Output voltage sense for Buck3
D4	VOUT2	Input	Output voltage sense for Buck2
D5	RTN2	Input	Remote ground sense for Buck2
D6	VOUT1	Input	Remote output voltage sense for Buck1
E2	AVIN_FILT	Output	Filtered analog supply voltage, 2.5V to 5.5V (VIN_SEL tied to GND); 2.8V to 5.5V (VIN_SEL tied to AVIN) Place a decoupling capacitor close to the IC
E3	VIO	Input	Supply voltage for digital communications. Nominally connected to 1.8V supply, can be tied to AVIN.
E4	MPIO0	Input/Output	SPI clock
E5	MPIO1	Input/Output	SPI/I ² C selector. Low = SPI, High = I ² C. For more information, see <u>"Serial Communication Interface"</u> .
E6	MPIO2	Input/Output	SPI master out, slave in
F1	AVIN	Input	Analog supply voltage, 2.5V to 5.5V (VIN_SEL tied to GND); 2.8V to 5.5V (VIN_SEL tied to AVIN)
F2, G2	PH_C	Output	Switching node for Power Stage C
F3, G3	PGND_C	Input	Ground connection for Power Stage C
F4, G4	PGND_D	Input	Ground connection for Power Stage D
F5, G5	PH_D	Output	Switching node for Power Stage D
F6	MPIO3	Input/Output	SPI master in, slave out
G1	PVIN_C	Input	Power supply connection for Power Stage C
G6	PVIN_D	Input	Power supply connection for Power Stage D



1.6 I/O Pin Configuration

The ISL91301A and ISL91301B feature two general purpose pins and four multipurpose I/O pins. MPIO 0-3 are used for SPI and GPIO 0-1 are used for I²C communications in pin mode 0x0. Additional pin modes are available upon request. For more information, contact your local Renesas <u>sales office</u>.

Table 2. I/O Pin Mode

Pin Mode	MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1	Description
0x0	SCK	SS_B	MOSI	MISO	SCL	SDA	I ² C/SPI both available
0x1	SCK	SS_B	MOSI	MISO	EN_A	EN_B	SPI mode with hardware enables for Bucks 1-4
0x2	PGOOD1	PGOOD2	PGOOD3	PGOOD4	SCL	SDA	I ² C with individual PGOODs for Bucks 1-4
0x3	SCK	SS_B	MOSI	MISO	DVS_PIN_A	DVS_PIN_B	SPI with hardware DVS pins
0x4	DVS_PIN1	DVS_PIN0	PGOOD1	PGOOD2	SCL	SDA	I ² C with global DVS mode with PGOOD1 and PGOOD2
0x5	DVS1_0	DVS1_1	DVS2_0	DVS2_1	SCL	SDA	I ² C with full pin controlled DVS for BUCK1/BUCK2
0x6	DVS1_0	DVS1_1	DVS2_0	DVS3_0	SCL	SDA	I ² C with full pin controlled DVS for BUCK1 and 1-pin DVS for BUCK2/BUCK3
0x7	DVS1_0	DVS2_0	DVS3_0	DVS4_0	SCL	SDA	I ² C with 1-pin DVS for each buck
0xC	MPIO_ DATA<0>	MPIO_ DATA<1>	MPIO_ DATA<2>	MPIO_ DATA<3>	SCL	SDA	I ² C with parallel controllable data lines.

Table 3. Pin Mode Description

Name	Definition
SCK	SPI Clock
SS_B	SPI/I^2C selector. Low = SPI , High = I^2C .
MOSI	SPI Master out, slave in
MISO	SPI Master in, slave out
I2C_CLK	I ² C Clock
I2C_SDA	I ² C Data
PGOOD1, PGOOD2, PGOOD3, PGOOD4	Four power-good out pins (one per buck)
EN_A, EN_B	Two buck enable input pins. A single buck enable pin can enable/disable up to four bucks. A buck's enable/disable can be controlled from only one enable pin (EN_A, EN_B)
DVS_A, DVS_B	Two DVS input pins. A single DVS pin can control the DVS voltage for up to four bucks. A buck's DVS voltage can be controlled from only one DVS pin (DVS_A or DVS_B)
DVS_PIN1, DVS_PIN0	DVS look-up table to allow two pin to control up to four buck.

ISL91301A, ISL91301B 2. Specifications

2. Specifications

2.1 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
PVIN and AVIN Pins to GND	-0.3	-0.3 +6	
VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x00)	-0.3	+2.0	V
VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x01)	-0.3	+2.4	V
VOUT Pin (BUCKx_VOUTFBDIV[1:0] = 0x02)	-0.3	+3.0	V
PH to PGND	-0.3		V
VIO, EN Pins to GND	-0.3	+0.3 + AVIN	V
RTN, GND to PGND	-0.3	+0.3	V
INT, MPIO, GPIO Pins to GND	-0.3	+0.3 + VIO	V
ESD Rating (Note 5)	Va	lue	Unit
Human Body Model (Tested per JS-001-2014)		2	
Charged Device Model (Tested per JS-002-2014)	7:	750	
Latch-Up (Tested per JESD78E; Class 2, Level A)	10	00	mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Note:

5. ESD ratings apply to external pins only.

2.2 Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ _{JC} (°C/W)
42 Ball WLCSP Package Notes 6, 7	42	0.5

Notes:

^{7.} For $\theta_{\mbox{\scriptsize JC}},$ the "case temp" location is taken at the package top center.

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature		+150	°C
Storage Temperature Range	-65	+150	°C
Pb-Free Reflow Profile	See <u>TB493</u>		

2.3 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit			
Junction Temperature	-40	+125	°C			
Supply Voltage	Supply Voltage					
AVIN to GND	2.5	5.5	V			
PVIN to PGND	2.5	5.5	V			
VIO Voltage (VIO to GND)	1.7	AVIN	V			
INT, MPIO, GPIO pin to GND	0	VIO	V			



θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See <u>TB379</u>.

ISL91301A, ISL91301B 2. Specifications

2.4 Analog Specifications

 $AVIN/PVIN = 3.7V, V_{OUT} = 1V, L = 220nH, frequency = 4MHz, VIO = 1.8V, T_A = +25^{\circ}C. \label{eq:entropy} \textbf{Boldface limits apply across the operating junction temperature range, -40^{\circ}C to +85^{\circ}C unless otherwise noted.}$

Parameter	Symbol	Test Conditions	Min (<u>Note 8</u>)	Тур	Max (<u>Note 8</u>)	Unit
Input Supply	•					•
Supply Voltage	AVIN/PVIN	VIN_SEL = AVIN	2.8		5.5	V
	AVIN/PVIN	VIN_SEL = PGND	2.5		5.5	V
AVIN Supply Current	IQ	EN = 0V		0.1	1	μΑ
AVIN + PVINx Supply Current		EN = 0V		<1	6	μΑ
AVIN + PVINx Supply Current		All BUCKx_EN[0] = 0x0		17		μΑ
EN = AVIN = PVINx = 3.7V		BUCK1_EN[0] = 0x1, all other BUCKx_EN[0] = 0x0, not switching DCM operation		82		μA
		BUCK2, 3 or 4_EN[0] = 0x1, all other BUCKx_EN[0] = 0x0, not switching DCM operation		62		μA
		BUCK1_EN[0] = 0x1, all other BUCKx_EN[0] = 0x0, not switching, forced CCM operation		1.2		mA
		BUCK2, 3 or 4_EN[0] = 0x1, all other BUCKx_EN[0] = 0x0, not switching, forced CCM operation		1		mA
AVIN UVLO Rising Threshold	VUVLOR	VIN_SEL = AVIN	2.80	2.86	2.95	V
AVIN UVLO Falling Threshold	VUVLOF	VIN_SEL = AVIN	2.65	2.71	2.80	V
AVIN UVLO Rising Threshold	VUVLOR	VIN_SEL = PGND	2.50	2.58	2.65	V
AVIN UVLO Falling Threshold	VUVLOF	VIN_SEL = PGND	2.30	2.34	2.45	V
Buck Regulation						
Buck Output Voltage Range	V _{OUT}	BUCKx_VOUTFBDIV[1:0] = 0x00	0.300		1.2	V
(Each Output)		BUCKx_VOUTFBDIV[1:0] = 0x01	0.375		1.5	V
		BUCKx_VOUTFBDIV[1:0] = 0x02	0.5		2.0	V
Output Voltage Step Size	V _{STEP}	10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x00		1.2		mV
		10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x01		1.5		mV
		10-bit control, BUCKx_VOUTFBDIV[1:0] = 0x02		2.0		mV
Output Voltage Accuracy	V _{ACC}	CCM, V _{OUT} > 0.6V	-0.3		0.3	%
(<u>Note 9</u>)		CCM, V _{OUT} > 0.6V T _A = -10°C to +85°C	-0.7		0.7	%
		CCM, V _{OUT} < 0.6V	-4		4	mV
		CCM, V _{OUT} < 0.6V T _A = -10°C to +85°C	-5.5		5.5	mV
Current Matching	I _{MATCH}	I _{OUT} = 4A per phase in the ISL91301A		10		%
Dynamic Response						
Boot-Up Time	V _{BT}	Delay time from when PVIN, AVIN, and EN are asserted to Buck1 PWM switching. This time includes internal reference startup, OTP load, and Buck controller calibration time.		1.4		ms

ISL91301A, ISL91301B 2. Specifications

 $AVIN/PVIN = 3.7V, V_{OUT} = 1V, L = 220nH, frequency = 4MHz, VIO = 1.8V, T_A = +25^{\circ}C. \ \textbf{Boldface limits apply across the operating junction temperature range, -40^{\circ}C to +85^{\circ}C unless otherwise noted. (Continued)}$

Parameter	Symbol	Test Conditions	Min (<u>Note 8</u>)	Тур	Max (<u>Note 8</u>)	Unit
Dynamic Voltage Scaling (Output Slew Rate)	V _{DVS}	2.5V < V _{IN} < 5.5V, 3mV/μs	-15		15	%
Frequency			•			
Switching Frequency (CCM)	f _{SW}			4		MHz
CCM Frequency Tolerance	f _{SW_TOL}		-15		15	%
Power Stage					ı	
Buck Output Current		2.8V < V _{IN} < 5.5V, VIN_SEL = AVIN			4	Α
(Each Phase)		2.5V < V _{IN} < 5.5V, VIN_SEL = GND			3	Α
High-Side Switch ON-Resistance	r _{DS(ON)}	Conditions: PVIN = 3.7V, current = 300mA		55		mΩ
Low-Side Switch ON-Resistance	r _{DS(ON)}	Conditions: PVIN = 3.7V, current = 300mA		14		mΩ
MPIO/GPIO		1	I	l	l	1
MPIO/GPIO Operating Conditions	s					
Allowable Range of Supply for Operation	VIO		1.7	1.8	AVIN	V
Chip Enable Logic Threshold Le	vel		•		•	•
Low-Level Input Voltage Range	V_{IL}				0.5	V
High-Level Input Voltage	V _{IH}		1.35			V
MPIO/GPIO Logic Threshold Lev	els		•		•	
Low-Level Input Voltage Range	V_{IL}				0.25 * V _{IO}	V
High-Level Input Voltage	V _{IH}		0.75 * V _{IO}			V
Hysteresis On Input	V _{HYS}		0.1 * V _{IO}			V
Low-Level Output	V _{OL}	1mA			0.4	V
High-Level Output	V _{OH}	1mA (250µA for 20% drive configuration)	V _{IO} - 0.4			V
Serial Interfaces						•
I ² C Frequency Capability	f _{I2C}				3.4	MHz
SPI Frequency Capability	f _{SPI}			26		MHz
Protection			•		•	
HSD Current Limit	I _{LIMIT}	2.5V < V _{IN} < 5.5V ISL91301A Phase D, OC = 10A	-10		10	%
		2.5V < V _{IN} < 5.5V ISL91301A Phase A, B, OC = 6A	-10		10	%
		2.5V < V _{IN} < 5.5V ISL91301B Phase A, B, C, D, OC = 6A	-10		10	%
Output UVP Threshold Accuracy	V _{UVP}	Thresholds: -250mV	-35		35	mV
Output OVP Threshold Accuracy	V _{OVP}	Thresholds: +250mV	-35		35	mV
Thermal Shutdown Threshold	T _{SPS}	2.5V < V _{IN} < 5.5V	143		162	°C
		Hysteresis	İ	55	İ	°C

Notes:

- 8. Parameters with MIN and/or MAX limits established by test, characterization, and/or design.
- 9. V_{OUT} feedback divider ratio equals 1 (BUCKx_VOUTFBDIV[1:0] = 0x00).

3. Output Configurations

Table 4. Output Configuration





Table 4. Output Configuration (Continued)

	D 0/	Table 4. Output Configuration (Continued)
Output Configuration	Power Stage Assignment	Diagram
1-phase + 1-phase + 1-phase + 1-phase	1-phase: Controller #1 (VOUT1)	ISL91301B Configuration VOUT3 VOUT2
	• Ph1: PH_D 1-phase: Controller #2 (VOUT2) • Ph1: PH_B 1-phase: Controller #3 (VOUT3) • Ph1: PH_A	RTN3 PH1
	1-phase: Controller #4 (VOUT4) • Ph1: PH_C	PVIN_A PH_A PGND PGND PH_B PVIN_B
		GPIO0 PH_A PGND PGND PH_B WDOG RST
		EN GPI01 INT VIN_S EL GND RTN1
		VOUT3 VOUT2 RTN2 VOUT4
		RTN4 AVIN_ FILT VIO MPIO0 MPIO1 MPIO2
		AVIN PH_C PGND PGND PH_D MPI03
		PVIN_C PH_C PGND PH_D PVIN_D
		PH1 VOUT1 VOUT1 RTN1

4. Typical Performance Curves

Unless otherwise noted, operating conditions are: V_{IN} = 3.8V, V_{OUT} = 1V, VIO and Enable = 1.8V, T_A = +25°C, f_{SW} = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1: C_{OUT} = 2x22 μ F + 2x4.3 μ F + 4x1 μ F, SW2-3: C_{OUT} = 1x22 μ F + 4x4.3 μ F.







Figure 8. Dual-Phase Efficiency (V_{OUT} = 0.6V), Continuous Load Sweep (0.1A to 8A)

Figure 9. Dual-Phase Efficiency (V_{OUT} = 0.9V), Continuous Load Sweep (0.1A to 8A)







Figure 10. Dual-Phase Efficiency (V_{OUT} = 1.1V), Continuous Load Sweep (0.1A to 8A)

Figure 11. Single-Phase Efficiency (V_{OUT} = 0.6V), Continuous Load Sweep (0.1A to 4A)







Figure 12. Single-Phase Efficiency (V_{OUT} = 0.9V), Continuous Load Sweep (0.1A to 4A)

Figure 13. Single-Phase Efficiency (V_{OUT} = 1.1V), Continuous Load Sweep (0.1A to 4A)

Unless otherwise noted, operating conditions are: V_{IN} = 3.8V, V_{OUT} = 1V, VIO and Enable = 1.8V, T_A = +25°C, f_{SW} = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1: C_{OUT} = 2x22 μ F + 2x4.3 μ F + 4x1 μ F, SW2-3: C_{OUT} = 1x22 μ F + 4x4.3 μ F. (Continued)



Load Step Slew Rate: 50A/µs, 0.1A to 8A 220nH Inductor (Cyntec PIFE25201T-R22MS) 4x22µF Capacitor (0603 6.3V Murata) 2x4.3µF Capacitor (0402 Low ESL Murata) 4x1µF Capacitor (0204 Taiyo Yuden)

Figure 14. Dual-Phase Load Transient (8A/160ns)




Figure 16. Dual-Phase Line Transient, $V_{OUT} = 1V$, $V_{IN} = 3.1V$ to 4.8V, Load = 8A, TR and TF = 15 μ s





Figure 18. 0.5V to 1.1V DVS (A), Load = 4A, Slew Rate = $3\text{mV}/\mu\text{s}$, C1 - V_{OUT} , C2 - I_{LX1} , C3 - I_{LX2} , C4 - DVS Command



Load Step Slew Rate: 25A/µs, 0.1A to 4A 220nH Inductor (Cyntec PIFE25201T-R22MS) 2x22µF Capacitor (0603 6.3V Murata)

2x4.3µF Capacitor (0402 Low ESL Murata)

Figure 15. Single-Phase Transient (4A/160ns)




Figure 17. Single-Phase Line Transient, V_{OUT} = 1V, V_{IN} = 3.1 to 4.8V, Load = 4A, TR and TF = 15 μ s




Figure 19. 0.5V to 1.1V DVS (B), LOAD = 4A, Slew Rate = $3\text{mV}/\mu\text{s}$, C1 - V_{OUT} , C2 - I_{LX1} , C3 - I_{LX2} , C4 - DVS Command

Unless otherwise noted, operating conditions are: V_{IN} = 3.8V, V_{OUT} = 1V, VIO and Enable = 1.8V, T_A = +25°C, f_{SW} = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1: C_{OUT} = 2x22 μ F + 2x4.3 μ F + 4x1 μ F, SW2-3: C_{OUT} = 1x22 μ F + 4x4.3 μ F. (Continued)




Figure 20. ISL91301A Startup by EN, VOUT1, 2, 3 = 0.9V




Figure 21. ISL91301A Shutdown by EN, VOUT1, 2, 3 = 0.9V




Figure 22. ISL91301B Startup by EN, VOUT1, 2, 3, 4 = 0.9V




Figure 23. ISL91301B Shutdown by EN, VOUT1, 2, 3, 4 = 0.9V




Figure 24. Dual-Phase, V_{OUT} vs V_{IN} (10mA to 8A)





Figure 25. Single-Phase, V_{OUT} vs V_{IN} (10mA to 4A)

Unless otherwise noted, operating conditions are: $V_{IN} = 3.8V$, $V_{OUT} = 1V$, VIO and Enable = 1.8V, $T_A = +25^{\circ}C$, $f_{SW} = 4MHz$, 2+1+1 configuration, L = 220nH per phase, SW1: $C_{OUT} = 2x22\mu F + 2x4.3\mu F + 4x1\mu F$, SW2-3: $C_{OUT} = 1x22\mu F + 4x4.3\mu F$. (Continued)






Figure 26. Dual-Phase, V_{OUT} vs Load (1mA to 8A)

Figure 27. Single-Phase, V_{OUT} vs Load (1mA to 4A)




Figure 28. Dual-Phase Forced CCM, V_{OUT} vs Temperature (-40°C to +85°C)




Figure 29. Shutdown Current vs V_{IN}




Figure 30. Quiescent Current (All Bucks Off) vs V_{IN}

Unless otherwise noted, operating conditions are: V_{IN} = 3.8V, V_{OUT} = 1V, VIO and Enable = 1.8V, T_A = +25°C, f_{SW} = 4MHz, 2+1+1 configuration, L = 220nH per phase, SW1: C_{OUT} = 2x22 μ F + 2x4.3 μ F + 4x1 μ F, SW2-3: C_{OUT} = 1x22 μ F + 4x4.3 μ F. (Continued)




Figure 31. Single-Phase PVIN/AVIN Current (PWM Switching) vs $V_{\rm IN}$




Figure 32. Single-Phase PVIN/AVIN Current (PFM Switching) vs $V_{\rm IN}$

Applications Information 5.

5.1 Inductor Selection

The ISL91301A and ISL91301B are high performance PMICs with integrated synchronous buck converters that can deliver up to 4A of continuous current per phase at 0.3V to 2V regulated voltage. The ISL91301B is designed to operate with up to four single phases (1+1+1+1 configuration), and the ISL91301A is designed to work with two single phases and one dual phase (2+1+1) configuration at an optimized switching frequency of 2MHz ~ 4 MHz. For support relating to a switching frequency of 6MHz, contact your local Renesas sales office. In the dual phase configuration, each channel requires an inductor of equal value and should be capable of delivering the maximum load divided by two.

Manufacturer	Part Number	L x W x H (mm)	Value (nH)	DCR mΩ (Typ)	ISAT (Typ)
Cyntec	HMLB25201T	2.5x2.0x1.0	220	9.4	7.0
Taiyo Yuden	MAKK2520HR22M	2.5x2.0x1.0	220	16	8.5
Cyntec	HTTN2016T	2.0x1.6x1.0	220	13	7.2
Murata	DFE2016E	2.0x1.6x1.0	240	16	7.0
Coilcraft	XEL4020-561ME	4.0x4.0x2.0	560	8.0	11.3

Table 5. Recommended Output Inductors

5.2 **Output Capacitor Selection**

Output capacitors are needed to filter square voltage at the phase node into a regulated output voltage. The amount of output capacitance required is based on the maximum load step, the slew rate of the load step, and the maximum allowable voltage regulation tolerance during the transient. The amount of ripple voltage at the output capacitor is also a design constraint; the total peak-to-peak ripple voltages produced from the output capacitor is equal to its ESR, multiplied by the worst case inductor ripple current.

Use ceramic capacitors due to their low ESR and ESL properties. Make sure to select X7R or X5R type capacitors and account for DC bias effects. A wide range of output capacitor values can be used.

Manufacturer	Part Number	Case Size	Value (μF)	Voltage (V)
TDK	C1608X5R1A226M080AC	0603	22	10
TDK	C0510X6S0G105M030AC	0204	1	4
Murata	LLD154R60G435ME01	0402	4.3	4
Murata	LLL1U4R60G435ME22	0204	4.3	4

Table 6. Recommended Output Capacitors

5.3 Input Capacitor Selection

Ceramic input capacitors source the AC component of the input current flowing into the high-side MOSFETs. Place them as close to the IC as possible. A 10µF local decoupling capacitor is recommended for each phase PVIN. If long wires are used to bring power to the IC, use additional "bulk" capacitors between C_{IN} and the battery/power supply to dampen ringing and overshoot at start-up.

Internal analog reference circuits also require additional filtering at the AVIN FILT pin.

Table 7. Recommended Input Capacitors

Manufacturer	Part Number	Case Size	Value (μF)	Volt (V)	Input
TDK Corp	CGB2A1X5R1A105M033BC	0402	1	10	AVIN_FILT
Kemet	C0402C104K8RACTU	0402	0.1	10	AVIN_FILT
Samsung	CL05A10MP5NUNC	0402	10	10	PVIN



5.4 Dynamic Voltage Scaling (DVS)

The ISL91301A and ISL91301B has several options to achieve Dynamic Voltage Scaling (DVS). Each buck controller has four independently programmable voltage settings that can set the output voltage. The settings are DVS0, DVS1, DVS2, and DVS3. By changing the DVS number selected, the corresponding output voltage is selected. The two methods to select the DVS are:

Method 1) Use internal registers to select DVS by writing to the BUCKx_DVSSELECT[1:0] bits in the BUCKx_DVSSEL register for each respective buck using SPI or I²C.

To use this method, the BUCKx_DVSCTRL[0] bit has to be set to "0x0" for the corresponding buck. The BUCKx_DVSSELECT[1:0] setting allows you to switch between the four different DVS settings, each of which corresponds to a set of DVS registers holding the DVS information.

For example, DVS0 corresponds to BUCKx_DVS0VOUT92[7:0] and BUCKx_DVS0VOUT10[1:0]. The two register values combined represent the complete 10-bit DAC code for DVS0.

Table 8. DVS Method Selection

BUCKx_DVSCTRL[0]				
0x0	Use BUCKx_DVSSELECT[1:0] to select active DVS configuration			
0x1	Use DVS pin(s) to control DVS selection			

Table 9. DVS Pointers

BUCKx_DVSSELECT[1:0]	Active DVS for BUCKx
0x0	DVS0
0x1	DVS1
0x2	DVS2
0x3	DVS3

Each output voltage is set writing a 10-bit word to DVS Configuration 1 (BUCKx_DVS0CFG1 register) and DVS Configuration 0 (BUCKx_DVS0CFG0 register) in each buck. Configuration 1 holds the most significant eight bits and Configuration 0 holds the last two bits of the 10-bit word. The output voltage does not change until the LSB register has been written. Table 10 shows the relationship between the DVS word and VOUT.

Table 10. 10-Bit DVS Code to Voltage Translation

FBDIV	1.0	0.8	0.6
DAC [9:0]	V _{OUT} (V)	V _{OUT} (V)	V _{OUT} (V)
0x000	0.0000	0.0000	0.0000
0x001	0.0012	0.0015	0.0020
0x200	0.6173	0.7716	1.0288
0x201	0.6185	0.7731	1.0308
0x3E5	1.199	1.4988	1.9983

Method 2) Use the GPIO/MPIO pins to configure DVS. There are five variations depending on the IO_PINMODE register setting. See <u>Table 2</u> for information about the variations.

Note: To use DVS with the GPIO/MPIO pins, IO_PINMODE must be OTP programmed before a startup boot sequence is initiated. On-the-fly programming is not recommended for the following configurations.

(i) IO PINMODE = 0x3: SPI with multiple buck DVS pins.

MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1
SCK	SS_B	MOSI	MISO	DVS_A	DVS_B

BUCKx_DVSPIN_CFG[1:0] bits in BUCKx_SHUTDN_DLY registers maps the particular buck DVS to DVS_x GPIO pin. Same pin can be used to control DVS for all buck controllers. BUCKx_DVSCTRL[0] should be OTP programmed high before the startup sequence. The active DVS follows the DVS_x pin logic for the respective buck. See <u>Table 11</u> for more information.

Table 11.

BUCKx_DVSPIN_CFG[1:0]	Function			
0x0	DVS_A pin	Active DVS for BUCKx		
	0	DVS0		
	1	DVS1		
0x1	DVS_B pin	Active DVS for BUCKx		
	0	DVS0		
	1	DVS1		
0x2	Reserved			
0x3	BUCKx DVS0 pointer follows I ² C/SPI programmed register setting.			

(ii) IO_PINMODE = 0x4: I²C with Global DVS and PGOOD pins

MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1
DVS_PIN1	DVS_PIN0	PGOOD1	PGOOD2	I2C_CLK	I2C_SDA

The BUCKx_DVSPIN_CTRL[1:0] bits in the BUCKx_DVSCFG register in combination with the DVS_PIN1 and DVS_PIN2 set the active DVS for the respective BUCK. See <u>Table 12</u> for more information. BUCKx_DVSCTRL[0] should be OTP programmed high before the startup sequence.

Table 12. Global DVS Pin Logic

BUCKx_DVSPIN_CTRL[1:0]	DVS_PIN1	DVS_PIN0	Active DVS
0x0	Х	Х	DVS0
0x1	Х	0	DVS0
	Х	1	DVS1
0x2	0	Х	DVS0
	1	Х	DVS2
0x3	0	0	DVS0
	0	1	DVS1
	1	0	DVS2
	1	1	DVS3

Note: The 'X' indicates that either a 0 or 1 is acceptable.

(iii) IO PINMODE = 0x5: I²C with two DVS pins for Buck1 and two DVS pins for Buck2

MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1
BUCK1_DVS0	BUCK1_DVS1	BUCK2_DVS0	BUCK2_DVS1	I2C_CLK	I2C_SDA

The active DVS is selected based on the combined BUCKx DVS0 and BUCKx DVS1 input pin logic. See Table 13 for more information. BUCKx DVSCTRL[0] should be OTP programmed high before the startup sequence.

Table 13. Active DVS for 2 DVS Pins Configuration

BUCKx_DVS1	BUCKx_DVS0	Active DVS for BUCKx	
0	0	DVS0	
0	1	DVS1	
1	0	DVS2	
1	1	DVS3	

(iv) IO PINMODE = 0x6: I²C with full 2-pin DVS control for Buck1 and 1-pin DVS control for Buck2 and Buck3.

MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1
BUCK1_DVS0	BUCK1_DVS1	BUCK2_DVS0	BUCK3_DVS0	I2C_CLK	I2C_SDA

BUCKx DVSCTRL[0] should be OTP programmed high before the startup sequence. BUCK1 DVS0 and BUCK1 DVS0 follow the same active DVS table as in IO PINMODE = 0x5. See <u>Table 13</u> for more information.

Table 14. Active DVS for 1 DVS Pin Configuration

BUCKx_DVS1	BUCKx_DVS0	Active DVS for BUCKx		
0	0	DVS0		
0	1	DVS1		

(v) IO PINMODE = 0x7: I²C with 1 pin DVS control for each buck.

MPIO0	MPIO1	MPIO2	MPIO3	GPIO0	GPIO1
BUCK1_DVS0	BUCK2_DVS0	BUCK3_DVS0	BUCK4_DVS0	I2C_CLK	I2C_SDA

BUCKx DVSCTRL[0] should be OTP programmed high before the startup sequence. BUCKx DVS0 follows the same active DVS table for 1 DVS pin configuration as in IO PINMODE = 0x6. See Table 14 for more information.

5.5 Configuring DVS Speed

5.5.1 Power-Up and Shutdown Slew Rate Setting

The BUCKx RSPPUP[2:0] bits in the BUCKx RSPCFG0 register set the slew rates (DVS speed) in BUCKx only during V_{OUTx} power-up. Similarly, the BUCKx_RSPPDN[2:0] bits in the BUCKx_RSPCFG0 register set the slew rates in BUCKx during normal V_{OUTx} shutdown. The achievable slew rates vary with different FBDIV settings (factory OTP programmed). For more details, see Register "BUCK1 RSPCFG0".

6. DVS Transition Slew Rate Setting

The BUCKx_RSPUP[2:0] and BUCKx_RSPDN[2:0] bits in the BUCKx_RSPCFG1 register set the slew rates (DVS speed) in BUCKx during normal DVS transition. The achievable slew rates will vary with different FBDIV settings (factory OTP programmed). For more details, see Register "BUCK1 RSPCFG1".

6.1 Output Voltage Setting

Each output voltage is set by writing a 10-bit word to DVS Configuration 1 (BUCKx_DVS0CFG1 register) and DVS Configuration 0 (BUCKx_DVS0CFG0 register) in each buck. Configuration 1 holds the MSB and Configuration 0 holds the last two bits of the 10-bit word. The output voltage does not change until the LSB register is written. "BUCK1_DVS0CFG1" shows the relationship between the DVS word and V_{OUT}.

6.2 Power Sequencing

When the master chip Enable (EN) pin is brought above an NMOS threshold, the ISL91301A and ISL91301B powers up its key biasing circuits, loads the OTP configuration registers, and performs one of the following actions based on the preprogrammed OTP setting:

• Manual buck start-up:

Program the internal IO_BUCKx_EN bits to "1" from I^2 C/SPI to enable the respective buck. When IO_PINMODE = 0x1, the EN_A and EN_B pins can also be used to enable the respective bucks. If using this pin mode, the internal IO_BUCKx_EN bits should be set high in OTP. The slew rate of each buck during its soft-start is specified by the BUCKx_RSPPUP[2:0] bits.

Note: The programmable delay (1ms to 63ms) using BUCKx EN DLY[5:0] is not used for Manual Buck startup.

• Auto Buck start-up from master chip enable pin:

Run a predetermined startup sequence for the buck outputs as soon as BOOT is complete. The slew rate of each buck during its soft-start is specified in BUCKx_RSPPUP[2:0].

Figure 33 provides an example of power-up configuration. The master chip enable pin (EN) transitions from 0 to 1 and OTP is loaded for 1.4ms. After initial 1.4ms boot interval, the buck output start-up sequence begins. BUCK1_EN_DLY is set for 0ms, BUCK2_EN_DLY is set for 1ms, BUCK3_EN_DLY is set for 2ms, and BUCK3_EN_DLY is set for 3ms.




Figure 33. Master Chip Enable Power-Up Example

The buck outputs can also be programmed to execute a controlled shutdown in two ways:

• Manual Buck power-down:

Program the internal IO_BUCKx_EN bit to "0" through I²C/SPI or lower the Buck Enable pin (EN_A and EN_B when IO_PINMODE = 0x1). The manual method can be used to power down a specific buck (with a controlled slew rate) while keeping the rest of the chip alive.

Note: The programmable (0ms to 63ms) delay from BUCKx_SHUTDN_DLY[5:0] is **not** used for manual buck power-down.

• Auto Buck power-down from master chip enable pin:

When the master chip Enable pin (EN) is brought below the falling threshold of the comparator, the Bucks are ramped down at a controlled rate using preprogrammed delays. The bias circuits then power down, forcing the chip into shutdown. The slew rate of each buck during its power-down (down to ~250mV) is specified in BUCKx RSPPDN[2:0].

<u>Figure 34</u> provides an example of power-down configurability. The master chip enable pin (EN) transitions from logic 1 to 0. In the <u>Figure 34</u> example, BUCK1_SHUTDN_DLY is set for 1ms, BUCK2_SHUTDN_DLY is set for 1ms, BUCK3_SHUTDN_DLY is set for 1ms.




Figure 34. Auto Chip Power-Down Example

The actual slew rate that each buck ramps down to is specified by the register "BUCKx_RSPPDN". The default slew rate for each buck discharging during power-down sequence is 3mV/µs. This slew rate is controlled until the output voltage is ~250mV. Below 250mV, there are two output voltage decay options:

Option 1: If the disable event for a buck output is the master chip enable pin (EN) falling below its logic high threshold, then when the output falls below 250mV, the output voltage decay is dictated by the system load passively discharging the buck output capacitance. PULL_DOWN_DISCHARGE bit per the BUCK2_CFG2 register is **not** used in this method.

Option 2: If the disable event for a buck output is the master chip enable pin (EN) remaining high and the enable register bit (IO_BUCKx_EN) transitioning form a logic 1 to a logic 0, then PULL_DOWN_DISCHARGE bit per the BUCK2 CFG2 register is used enabling an internal weak pull down.

Note: The weak pull-down can be disabled (using factory OTP).




Figure 35. Buck Disable Waveform

6.3 Watchdog Time (WDOG_RST Pin)

The ISL91301A and ISL91301B implement a watchdog function that allows the output voltages to return to a safe OTP default when communication to the processor host is lost. This is determined by monitoring the state of the WDOG_RST pin. If the pin goes low for more than t_{DEBOUNCE}, the default voltages from OTP are restored.

All four bucks respond to the WDOG_RST pin. The polarity of the WDOG_RST pin is programmable to active low.

· · · · · · · · · · · · · · · · · · ·			
Action			
At Boot Up	DVS registers are loaded with values stored in OTP		
After Debounce Time	Restore selected output voltages to their original values stored in OTP (DVS0) and slew the buck outputs to that voltage		

Table 15. WDOG RST Function

Total recovery time for the buck is the sum of the t_{SLEW} and $t_{DEBOUNCE}$. The WDOG_RST pin resets the ISL91301A and ISL91301B buck outputs to the target voltage set by DVS0, which resides in the BUCKx_DVS0CFG1 and BUCKx_DVS0CFG0 registers. t_{SLEW} is determined by the default output voltage divided by $3\text{mV}/\mu\text{s}$, while $t_{DEBOUNCE}$ is set at 10ms.




Figure 36. Watchdog Timer Example Case

6.4 Interrupt Pin

The ISL91301A and ISL91301B can alert the host when a warning or a fault has occurred through an IRQ interrupt request signal with configurable masking options that is connected to a configurable interrupt (INT) pin. The interrupt pin can be programmed to be active high, active low, an open drain, or a CMOS output.




Figure 37. Interrupt Tree

Protection Features (FAULTS) 7.

The ISL91301A and ISL91301B have Overcurrent (OC), Overvoltage (OV), Undervoltage (UV), and Over-Temperature (OT) protection features.

7.1 Over-Temperature (OT) Protection

The OT protection circuit continuously monitors the chip's die temperature and raises a fault when the temperature exceeds +150°C. By default, when the OT fault occurs, all the buck converters shut down and are re-enabled when the OT fault deasserts. Hysteresis enables the circuit to clear the fault once the temperature is below a predefined safe temperature. Hysteresis is hard coded as the difference between +95°C and +150°C.

7.2 **Overcurrent (OC) Protection Mode**

The OC protection block has a current comparator that compares the load current through the high-side power FET with the reference current level through a replica device. After R-C delay filtering and/or cycle detection filtering, the output of the OC protection block goes to the fault detection block, which makes the decision to disable the buck and latch the power-stage into high impedance mode. The digital core periodically re-enables the buck to detect if the fault has cleared.

7.3 Overvoltage (OV) and Undervoltage (UV) Protection

The ISL91301A and ISL91301B protect against output overvoltage and undervoltage fault conditions. The OV/UV protection circuitry has low power comparators configured with differential input and single-ended outputs capable of working over a large common-mode input range. This comparator monitors the output voltage in both DCM and CCM for faults. By default, when an OV event is triggered, the buck converter crowbars the output by turning on the low-side NMOS for a duration of 32µs to 64µs. After that, the buck shuts down and exits crowbar. The buck tries to start up and if the fault condition still exists, the buck reacts to OV again until the fault is removed. When a UV event is triggered, the buck converter shuts down and re-starts until the fault is cleared. The UV/OV threshold is a configurable window around the VOUT DAC target. The default setting is ± 250 mV.

Serial Communication Interface 8.

The ISL91301A and ISL91301B have two serial interface protocols to read/write the registers.

- SPI
- I²C




Figure 38. SPI/I²C Interface

The arbitration of the register access bus, between SPI and I²C, is determined by the register IO_PINMODE and the pad MPIO1 as shown in <u>Table 16</u>:

Table 16. SPI/I²C Register Access

Register IO_PINMODE	Pad MPIO_1 (SPI_B)	Register Access	
0	0	SPI (Read/Write Access (Note 10)	
	1	I ² C (Note 11)	

Notes:

- 10. When the device is configured for SPI access, I²C should not be addressed with the device ID.
- 11. When the device is configured for I²C access, in PINMODE 0, SPI B line must be held high.

After switching from SPI to I²C or vice versa, a minimum of 50ns wait time is required before starting a transaction.

8.1 SPI Interface

The SPI interface is a general specification 4-wire slave interface capable of operating at a clock speed of up to 26MHz. It is based on byte transfers.

8.1.1 SPI Data Protocol

Both Read and Write SPI transactions begin when SS B goes low and end when SS B goes high.

8.1.1.1 Write Operation

To write to the ISL91301A and ISL91301B, the master (controller) needs to drive SS B low, then send the Control Byte followed by the register address, packet length (if IO SPIMODE = 1), and Data bytes to be written. Finally, the master drives SS B high to terminate the transaction as shown in Figure 39. The MSB of the Control byte is the R/W bit, which needs to be set to the 'write' operation (see "IO SPIRWPOL"). Bit 6, AI indicates whether the operation is a single byte write or a multibyte write. Bits 1 and 0 of the Control byte indicate the page number of the register location to be written (MSBs of the register address). The register address byte is the 8-bit address of the register within the page specified by Page[1:0] bits. If IO SPIMODE = 1, the register address needs to be followed by an 8-bit packet length, which indicates the number of bytes to be written. Following the packet length field, the master needs to send the data bytes. When all eight bits of data are received, they get written to the specified register address and the ISL91301A and ISL91301B increment the register address. In a single byte transaction, (AI = 0 or Packet length = 1), the ISL91301A and ISL91301B go into the wait state and wait for SS B to go high. In a multibyte transaction with IO SPIMODE = 1, the ISL91301A and ISL91301B write the subsequently received data bytes to sequentially incrementing addresses until the number of bytes, as specified by 'packet length', are received, then go into the wait state and wait for SS B to go high. For multibyte transactions with IO SPIMODE = 0 and AI = 1, the ISL91301A and ISL91301B keep writing the subsequently received data bytes to sequentially incrementing addresses until SS B goes high. If SS B goes high in the middle of a transaction, the transaction is terminated. All the data bytes are written if all eight bits are received.




Figure 39. SPI Write Transaction With IO_SPIMODE = 1; IO_SPICPOL = 0; IO_SPICPHA = 0

8.1.1.2 Read Operation

To read from the ISL91301A and ISL91301B, the master (controller) needs to drive SS_B low then send the Control Byte followed by the register address and packet length (if IO_SPIMODE = 1). The ISL91301A and ISL91301B then send the data bytes from the requested registers. Finally, the master drives SS_B high to terminate the transaction as shown in Figure 40. The MSB of the Control byte is the R/W bit, which needs to be set to the 'read' operation (see IO_SPIRWPOL). Bit 6, AI indicates whether the operation is a single byte read or a multibyte read. Bits 1 and 0 of the Control byte indicate the page number of the register location to be read (MSBs of the register address). The register address byte is the 8-bit address of the register within the page specified by Page[1:0] bits. If IO_SPIMODE = 1, the register address needs to be followed by an 8-bit packet length which indicates the number of bytes to be written. Following the packet length field, the ISL91301A and



ISL91301B send the data from the requested register. When all eight bits of data from the requested register address are sent, the ISL91301A and ISL91301B increment the register address. In a single byte transaction, (AI = 0 or Packet length = 1), the ISL91301A and ISL91301B go into the wait state and wait for SS_B to go high. In a multibyte transaction with IO_SPIMODE = 1, the ISL91301A and ISL91301B send the data bytes from sequentially incrementing addresses until the number of bytes as specified by 'packet length' are sent, then go into the wait state and wait for SS_B to go high. For multibyte transactions with IO_SPIMODE = 0 and AI = 1, the ISL91301A and ISL91301B keep sending data bytes from sequentially incrementing addresses until SS_B goes high.

Note: The MISO pin is pulled low while SS_B is high.




Figure 40. SPI Read Transaction with IO_SPIMODE = 1; IO_SPICPOL = 0; IO_SPICPHA = 0

R/W	Read/Write Bit Indicating Read or Write Operation
Al	Auto Increment. 1 indicates multibyte transfer, 0 indicates single byte transfer
Page	2-bit page address of the register to be written/read
Address	8-bit register address of the register to be written/read
Packet Length	8-bit packet length indicating number of data bytes to be transferred. Overrides AI when IO_SPIMODE = 1
Read Data	Data in the register at Address [7:0] + n
Write Data	Data to be written to the register at Address [7:0] + n

8.1.2 SPI Configuration

The following register bits configure the SPI operation:

- **IO_SPICPOL:** SPI clock polarity, ISL91301A and ISL91301B are configured as active high, IO_SPICPOL = 0
- IO_SPICPHA: SPI clock phase, ISL91301A and ISL91301B sample data on rising edge of SPI clock, IO_SPICPHA = 0

The four possible clocking modes are shown in Figure 41.




Figure 41. Four Possible Clocking Modes

• IO_SPIRWPOL: R/W bit polarity, ISL91301A and ISL91301B SPI_RWPOL is set to 0, 1: Read, 0: Write.

SPI_RWPOL	R/W	OPERATION	
0	0	Write	
0	1	Read	

• IO_SPIMODE: Packet length enable. The ISL91301A and ISL91301B use packet length mode by default, meaning the third data byte from the master is the packet length and indicates the total number of data words to be sent/received in a burst transaction.

8.1.3 SPI Timing

<u>Figure 42</u> shows SPI timing for IO_SPICPOL = 0; IO_SPICPHA = 0. The timing values in <u>Table 17</u> are true for other values of IO_SPICPOL and IO_SPICHPA as well.




Figure 42. SPI Timing for IO_SPICPHA = 0, IO_SPICPOL = 0

Parameter	Symbol	Min	Max	Units
Clock Period	t ₁	38.4		ns
Enable Lead Time	t ₂	12		ns
Enable Lag Time	t ₃	12		ns
Clock High or Low Time	t ₄	15		ns
Data Setup Time (Input)	t ₅	12		ns
Data Hold Time (Input)	t ₆	10		ns
Time MISO is Stable before the Next Rising Edge of CLK	t ₇	5		ns
Data Held after Clock Edge (Output)	t ₈	5		ns
Load Capacitance	CL		10	pF

Table 17. Timing Values

8.2 I²C Interface

The I^2C interface is a simple, bidirectional 2-wire bus protocol, consisting of a serial clock control (SCL/I2C_CLK) and serial data signal (SDA/I2C_SDA). The ISL91301A and ISL91301B host a slave I^2C interface that supports data speeds up to 3.4Mbps. SCL is an input to the ISL91301A and ISL91301B and is supplied by the controller, whereas SDA is bidirectional. The ISL91301A and ISL91301B have an open-drain output to transmit data on SDA. An external pull-up resistor must be placed on the serial data line to pull the drain output high during data transmission.

The ISL91301A and ISL91301B use a 7-bit hardware address scheme. The default address is set to 0x1F by a onetime programmable fuse.



8.2.1 I²C Bus Operation

The chip supports 7-bit addressing. The ISL91301A and ISL91301B I²C device address is reconfigurable through the OTP. All communication over the I²C interface is conducted by sending the MSB of each byte of data first. Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see <u>Figure 47</u>).

All I²C interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDA while SCL is HIGH. The ISL91301A and ISL91301B continuously monitor the SDA and SCL lines for the START condition and do not respond to any command until this condition is met. All I²C interface operations must be terminated by a STOP condition, which is a LOW-to-HIGH transition of SDA while SCL is HIGH.

An ACK (Acknowledge) is a software convention that indicates a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge reception of the eight bits of data (Figure 47). The ISL91301A and ISL91301B respond with an ACK after recognizing a START condition followed by a valid Identification (I²C Address) Byte. The ISL91301A and ISL91301B also respond with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

8.2.1.1 Write Operation

A Write operation requires a START condition, followed by an ISL91301A and ISL91301B I²C Address byte with the R/W bit set to 0, a Register Address Byte, Data Bytes, and a STOP condition. After each byte, the ISL91301A and ISL91301B respond with an ACK. After every data byte, the ISL91301A and ISL91301B auto increment the register address so subsequent data bytes get written to sequentially incremental register locations. A STOP condition that terminates the write operation must be sent by the master after sending at least one full data byte and its associated ACK signal. If a STOP byte is issued in the middle of a data byte, the write is not performed.




Figure 43. 1-Byte Write to Register M




Figure 44. L-Byte Sequential Data Write Starting Register M

8.2.1.2 **Read Operation**

A Read operation consists of a three-byte "dummy write" instruction to send the register address to begin reading from, followed by a Current Address Read operation. The master initiates the operation, issuing the following sequence: a START condition, followed by an ISL91301A and ISL91301B I²C Address byte with the R/W bit set to "0", a Register Address Byte, a second START, and a second ISL91301A and ISL91301B I²C Address byte with the R/W bit set to "1". After each of the three bytes, the ISL91301A and ISL91301B respond with an ACK. The ISL91301A and ISL91301B then transmit Data Bytes. The master terminates the Read operation from the ISL91301A and ISL91301B by issuing a STOP condition following the last bit of the last data byte. After every data byte, the ISL91301A and ISL91301B auto increment the register address so subsequent data bytes are sent from sequentially incremental register locations.




Figure 45. 1-Byte Data Read From Register M




Figure 46. L-Byte Sequential Data Read Starting Register M

8.2.2 I²C Timing

The timing specifications of the I^2C I/O from the I^2C specification are shown in <u>Figure 47</u> and <u>Table 18</u>. The I^2C controller provides a slave I^2C transceiver capable of interpreting I^2C protocol in Standard, Fast, Fast+, and High Speed modes.




Figure 47. I²C Timing

Table 18. I²C Timing Specifications

		Standa	rd Mode	Fast Mode		Fast Mode Plus		High Speed	Mode	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Clock frequency	f _{SCL}	0	100	0	400	0	1000	0	3400	kHz
Hold Time (repeated) START Condition (The first clock pulse is generated after this period)	t _{HD;STA}	4000		600		260		160		ns
LOW Period of the SCL Clock	t _{LOW}	4700		1300		500		160		ns
HIGH Period of the SCL Clock	t _{HIGH}	4000		600		260		60		ns
Set-Up Time for a Repeated START Condition	t _{SU;STA}	4700		600		260		160		ns
Data Hold Time	t _{HD;DAT}	15		15		15		15	70	ns
Data Set-Up Time	t _{SU;DAT}	250		100		50		10		ns
Rise Time of SCL	t _{rCL}		1000		300		120		40	ns
Fall Time of SCL	t _{fCL}		300		300		120		40	ns
Rise Time of SDA	t _{rDA}		1000		300		120		80	ns
Fall Time of SDA	t _{fDA}		300		300		120		80	ns
Set-Up Time for STOP Condition	t _{SU;STO}	4000		600		260		160		ns
Bus Free Time between a STOP and START Condition	t _{BUF}	4700		1300		500				ns

8. Serial Communication Interface

Table 18. I²C Timing Specifications (Continued)

		Standard Mode		Fast Mode		Fast Mode Plus		High Speed Mode		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Capacitive Load for each Bus Line	C _b		400		400		400		100	pF
Output Fall Time from VIHmin to VILmax	t _{of}		250[5]	20 × (V _{DD} /5.5V)[6]	250[5]	20 × (V _{DD} /5.5V)[6]	120[7]	10 (<u>Note 13</u>)	80	ns
Pulse Width of Spikes Suppressed by the Input Filter	t _{SP}			0	50	0	50	0	10	ns

Notes:

- 12. Only valid for V_{DD} < 4V.
 13. Only valid for V_{DD} < 1.9V.
 14. V_{DD} is the pull-up source to the I²C lines (GPIO0, GPIO1).

9. Board Layout Recommendations

The ISL91301A and ISL91301B are 4-channel PMICs consisting of high frequency switching regulators with dual and single phase capability. Proper PCB layout is a very important design practice to ensure satisfactory performance. The power loop is composed of the output inductor L, the output capacitor C_{OUT} , the SW pin, and the PGND pin. It is important to make the power loop as small as possible. The connecting traces among the components should be direct, short, and wide. The same practice should be applied to connections at the PVIN. Place the input capacitor as close as possible to PVIN and PGND pins of the corresponding power stage.

The switching node of the converter, the SW pin, and the traces connected to this node are very noisy, so keep the remote sense lines and other noise sensitive traces away from these traces. Keep the trace connecting between the SW pin and the inductor short and wide, use multiple copper planes in parallel with sufficient vias in between to maximize thermal performance and efficiency. Renesas recommends descending only one layer for the phase traces to reduce the effective path to the inductor. Also, ensure the length and width of each inductor trace and number of vias used match resistances to help ensure proper current matching when using the dual phase configuration on the ISL91301A.

The ground of the input and output capacitors should be connected as close as possible. Use as much ground plane as possible underneath the ISL91301A and ISL91301B to support high current flow and to create a low impedance path for return current between the ISL91301A and ISL91301B and the load. Use a solid ground plane as much as possible, because it helps isolate SW node traces and high-speed clock signals from interfering with remote sense lines in adjacent layers, and is helpful for good EMI performance.

Place an AVIN filter capacitor as close as possible to the ISL91301A and ISL91301B but away from noise sources, and always reference the GND pad of the decoupling capacitor to a quiet GND plane. The AVIN and GND pins of the ISL91301A and ISL91301B should reference to a copper plane.

Do not use plated through-holes when passing the WLCSP pins to lower layers. If microvias are required to pass down multiple layers, Renesas recommends staggering them.

VOUT and RTN lines sense the output voltage and should be routed directly to the load. Connecting the RTN line to ground away from the load causes a ground error in the output voltage load regulation due to parasitic ground resistance. Also, keep these traces away from switching nodes, which could be phase nodes or high-speed digital signals. The use of small low inductance (ESL) capacitors at the load improves noise immunity and transient response to the ISL91301A and ISL91301B.





Figure 48. Recommended PCB Layout Top Layer



Provide a solid ground plane in the adjacent layer to provide a low impedance path to support high current flow. Copper planes need to be paralleled with the phase traces on the top layer to minimize resistance, and they must be surrounded by a GND plane to prevent noise coupling.

Figure 49. Recommended PCB Layout Second Layer

Feedback lines must be kept away from noise sources such as the switching node, inductor, and high-speed digital signals.

Run the traces to cut through the surrounding ground plane areas to minimize noise pick up. Add ground planes above and below the signals when applicable.




Figure 50. Recommended PCB Layout Bottom Layer

9.1 PCB Layout Summary

- Place input capacitors as close as possible to their respective PVIN and PGND pins
- Route phase nodes with short, wide traces, and avoid any sensitive nodes
- Route VOUT and RTN lines directly to the load using small, low inductance (ESL) capacitors at the load for bypassing
- Output capacitors should be close to the inductors and have low impedance path to the PGND pins
- Keep digital and phase nodes from intersecting AVIN FILT, VOUT, and RTN lines
- Create a PGND plane on the 2nd layer of the PCB below the power components and bumps carrying high switching currents

9.2 PCB Design for WLCSP Recommendations

Table 19. PCB Design For WLCSP Recommendations

Design Feature	Design Specification
Cu Pad Diameter	0.4mm pitch: 0.215 ±0.012mm
Microvia Structure	All microvias should be copper filled.
Microvia Stacking	Avoid microvia stacking if possible. Use staggered vias instead. If microvia stacking is absolutely necessary for the layout, the maximum number of recommended via stacks is two.
Plated Through-Hole (PTH) Location	No PTH should be placed under the CSP bump pads. Microvias and trace routing should be used to fan the PTH away from the CSP bump array.

10. Register Address Map

Address	Register
0x01	IO_CHIPNAME
0x13	FLT_RECORDTEMP
0x14	FLT_RECORDBUCK1
0x15	FLT_RECORDBUCK2
0x16	FLT_RECORDBUCK3
0x17	FLT_RECORDBUCK4
0x23	IO_SPICFG
0x24	IO_MODECTRL
0x32	FLT_MASKTEMP
0x33	FLT_MASKBUCK1
0x34	FLT_MASKBUCK2
0x35	FLT_MASKBUCK3
0x36	FLT_MASKBUCK4
0x3B	BUCK1_EA2
0X3E	BUCK1_DCM
0x3F	BUCK1_CFG3
0x46	BUCK1_PHADD
0x48	BUCK1_DVS0CFG1
0x49	BUCK1_DVS0CFG0
0x4A	BUCK1_DVS1CFG1
0x4B	BUCK1_DVS1CFG0
0x4C	BUCK1_DVS2CFG1
0x4D	BUCK1_DVS2CFG0
0x4E	BUCK1_DVS3CFG1
0x4F	BUCK1_DVS3CFG0
0x53	BUCK1_DVSSEL
0x54	BUCK1_RSPCFG1

Address	Register
0x55	BUCK1_RSPCFG0
0x56	BUCK1_EN_DLY
0x57	BUCK1_SHTDN_DLY
0x58	BUCK2_EA2
0x5B	BUCK2_DCM
0x5C	BUCK2_CFG3
0x5D	BUCK2_CFG2
0x62	BUCK2_DVS0CFG1
0x63	BUCK2_DVS0CFG0
0x64	BUCK2_DVS1CFG1
0x65	BUCK2_DVS1CFG0
0x66	BUCK2_DVS2CFG1
0x67	BUCK2_DVS2CFG0
0x68	BUCK2_DVS3CFG1
0x69	BUCK2_DVS3CFG0
0x6D	BUCK2_DVSSEL
0x6E	BUCK2_RSPCFG1
0x6F	BUCK2_RSPCFG0
0x70	BUCK2_EN_DLY
0x71	BUCK2_SHTDN_DLY
0x72	BUCK3_EA2
0x75	BUCK3_DCM
0x76	BUCK3_CFG3
0x7C	BUCK3_DVS0CFG1
0x7D	BUCK3_DVS0CFG0
0x7E	BUCK3_DVS1CFG1
0x7F	BUCK3_DVS1CFG0

Address	Register
0x80	BUCK3 DVS2CFG1
0x81	BUCK3_DVS2CFG0
0x82	BUCK3_DVS3CFG1
0x83	BUCK3_DVS3CFG0
0x87	BUCK3_DVSSEL
0x88	BUCK3_RSPCFG1
0x89	BUCK3_RSPCFG0
0x8A	BUCK3_EN_DLY
0x8B	BUCK3_SHTDN_DLY
0x8C	BUCK4_EA2
0x8F	BUCK4_DCM
0x90	BUCK4_CFG3
0x96	BUCK4_DVS0CFG1
0x97	BUCK4_DVS0CFG0
0x98	BUCK4_DVS1CFG1
0x99	BUCK4_DVS1CFG0
0x9A	BUCK4_DVS2CFG1
0x9B	BUCK4_DVS2CFG0
0x9C	BUCK4_DVS3CFG1
0x9D	BUCK4_DVS3CFG0
0xA1	BUCK4_DVSSEL
0xA2	BUCK4_RSPCFG0
0xA3	BUCK4_RSPCFG1
0xA4	BUCK4_EN_DLY
0xA5	BUCK4_SHTDN_DLY

IMPORTANT: The registers not listed in the register map and the RESERVED bits are reserved for factory use only. Changing these registers/bits can result in unexpected operation.

11. Register Description by Address

Address	Bit	Name	R/W	Default	Description
IO_CHIPNA	ME		l.	•	
0x01	7:0	IO_CHIPNAME	R	0x04	Chip Name
					0x04 ISL91301A and ISL91301B
FLT_RECOR	 RDTEM	<u> </u> P			
0x13	7	FLT_BOOT	R	0x0	
		_			BOOT Occurred
					Read only, cleared when read
					0x0 No boot process has occurred.
					0x1 Boot process has occurred, OTP read is finished.
	6:2	RSVD	R	0x0	Reserved
	1	FLT_TEMPSDR	R	0x0	Over-Temperature (OT) Shutdown (Rising Threshold)
					Read only, cleared when read
					0x0 No fault, less than threshold.
					0x1 Fault, greater than threshold.
	0	FLT_TEMPSDF	R	0x0	
					Over-Temperature (OT) Shutdown (Falling Threshold)
					Read only, cleared when read
					0x0 No fault, less than threshold.
					0x1 Fault, greater than threshold.
FLT_RECOR	RDBUC	:K1		<u> </u>	
0x14	7	RSVD	R	0x0	Reserved
	6	FLT_BUCK1_OC	R	0x0	
					Overcurrent (OC) for BUCK1
					Read only, cleared when read
					0x0 No fault, less than threshold.
					0x1 Fault, greater than threshold.
	5	FLT_BUCK1_OV	R	0x0	0.000
					Overvoltage (OV)
					Read only, cleared when read
					0x0 No fault, less than threshold.
					0x1 Fault, greater than threshold.
	4	FLT_BUCK1_UV	R	0x0	Undervoltage (UV)
					Read only, cleared when read
					0x0 No fault, less then threshold.
					0x1 Fault, greater than threshold.
					oxi i aut, greater than theshold.
	3:0	RSVD	R	0x0	Reserved

Address	Bit	Name	R/W	Default	Description
FLT_RECO	RDBUC	K2			
0x15	7	RSVD	R	0x0	See <u>"FLT_RECORDBUCK1"</u>
	6	FLT_BUCK2_OC	R	0x0	
	5	FLT_BUCK2_OV	R	0x0	
	4	FLT_BUCK2_UV	R	0x0	
	3:0	RSVD	R	0x0	
FLT_RECO	RDBUC	K3			
0x16	7	RSVD	R	0x0	See <u>"FLT_RECORDBUCK1"</u>
	6	FLT_BUCK3_OC	R	0x0	
	5	FLT_BUCK3_OV	R	0x0	
	4	FLT_BUCK3_UV	R	0x0	
	3:0	RSVD	R	0x0	
FLT_RECO	RDBUC	K4			
0x17	7	RSVD	R	0x0	See <u>"FLT_RECORDBUCK1"</u>
	6	FLT_BUCK4_OC	R	0x0	
	5	FLT_BUCK4_OV	R	0x0	
	4	FLT_BUCK4_UV	R	0x0	
	3:0	RSVD	R	0x0	
IO_SPICFG					
0x23	7:5	RSVD	R	0x0	Reserved
	4	IO_IRQ_CMOS	R/W	0x0	IRQ Type
					0x0 OD Output
					0x1 CMOS Output
	3	IO_IRQ_INVERT	R/W	0x1	IRQ Polarity
					0x0 Active High
					0x1 Active Low
	2:1	RSVD	R	0x0	Reserved
	0	RSVD	R	0x1	Reserved

Address	Bit	Name	R/W	Default	Description
IO_MODEC	TRL	•	•		
0x24	7	IO_BUCK1_EN	R/W	0x1	
					Enable for BUCK1
					0x0 Buck1 disabled.
					0x1 Buck1 enabled.
	6	IO_BUCK2_EN	R/W	0x1	Enable for BUCK2
					0x0 Buck2 disabled.
					0x1 Buck2 enabled.
					UX I Buckz enabled.
	5	IO_BUCK3_EN	R/W	0x1	Enable for BUCK3
					0x0 Buck3 disabled.
					0x1 Buck3 enabled.
		10 5110144 511			
	4	IO_BUCK4_EN	R/W	0x1	Enable for BUCK4
					0x0 Buck4 disabled.
					0x1 Buck4 enabled.
	3	RSVD	R	0x0	Reserved
	2	IO_ENVPPPULLDOWN	R/W	0x01	Enable for weak Pull-down on EN/VPP Pin
					0x0 Weak pull-down disabled.
					0x1 Weak pull-down enabled.
	1	RSVD	R	0x0	Reserved
	0	RSVD	R	0x1	Reserved
FLT_MASK		T.O.D	<u> </u>	OX I	1.000/100
0x32	7	FLT_MASKBOOT	R/W	0x0	
					Mask IRQ for FLT_BOOT
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
	6:2	RSVD	R	0x0	Reserved
	1	FLT_MASKEMPSDR	R/W	0x0	Mask IRQ for FLT_TEMPSDR
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
					ONT THE HEADING HOTH Output Pill.
	0	FLT_MASKTEMPSDF	R/W	0x0	Mask IRQ for FLT_TEMPSDF
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.

Page 46 of 59

Address	Bit	Name	R/W	Default	Description
FLT_MASK	BUCK1		I.		
0x33	7	RSVD	R	0x0	Reserved
	6	FLT_BUCK1_MASKOC	R/W	0x0	
					Mask IRQ for FLT_BUCK1_OC
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
	5	FLT_BUCK1_MASKOV	R/W	0x0	Mask IRQ for FLT_BUCK1_OV
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
	4	FLT_BUCK1_MASKUV	R/W	0x0	Mask IRQ for FLT_BUCK1_UV
					0x0 IRQ passed to output pin.
					0x1 IRQ masked from output pin.
					OX1 III Masked Holli output pili.
	3:0	RSVD	R	0x0	Reserved
FLT_MASK	BUCK2	!			
0x34	7	RSVD	R	0x0	See <u>"FLT_MASKBUCK1"</u>
	6	FLT_BUCK2_MASKOC	R/W	0x0	
	5	FLT_BUCK2_MASKOV	R/W	0x0	
	4	FLT_BUCK2_MASKUV	R/W	0x0	
	3:0	RSVD	R	0x0	
FLT_MASK	BUCK3	1			
0x35	7	RSVD	R	0x0	See <u>"FLT_MASKBUCK1"</u>
	6	FLT_BUCK3_MASKOC	R/W	0x0	
	5	FLT_BUCK3_MASKOV	R/W	0x0	
	4	FLT_BUCK3_MASKUV	R/W	0x0	
	3:0	RSVD	R	0x0	
FLT_MASK	BUCK4			•	
0x36	7	RSVD	R	0x0	See <u>"FLT_MASKBUCK1"</u>
	6	FLT_BUCK4_MASKOC	R/W	0x0	
	5	FLT_BUCK4_MASKOV	R/W	0x0	
	4	FLT_BUCK4_MASKUV	R/W	0x0	
	3:0	RSVD	R	0x0	

Address	Bit	Name	R/W	Default		Description	
BUCK1_EA	2						
0x3B	7:6	BUCK1_VOUTFBDIV	R/W	0x0		vider ratio for the control Buck is Disabled (BUC	
						Feedback Divider (FBDIV) (%)	V _{OUT} Max (V)
					0x0	100	1.2
					0x1	80	1.5
					0x2	60	2.0
					0x3	Reserved	Reserved
	5:0	RSVD	R/W	N/A	Reserved. Not Ava	ailable.	
BUCK1_DC	M	1	I				
0x3E	7:3	Reserved	R	0x0	Reserved		
	2	BUCK1_FCCM	R/W	0x0	Forced Continuo	us Conduction Mode	
					0x0	DCM allowed during li	ght load conditions
					0x1		M (Continuous Conduction
						Mode)	
	1:0	Reserved	R/W	0x0	Reserved		
BUCK1_CF	G3						
0x3F	7:6	BUCK1_FSEL	ORW	0x2	Buck's steady-stat	te switching frequency.	
					0x0	2MHz	
					0x1	3MHz	
					0x2	4MHz	
					0x3	Reserved	
	5:1	RSVD	N/A	N/A	Reserved		
	0	RSVD	N/A	N/A	Reserved		
BUCK1_PH	ADD		•	•			
0x46	7:3	RSVD	N/A	0x0	Reserved. Not Ava	ailable	
	2	BUCK1_MANUALMODE	ORW	0x0	Automatic Phase	Add/Drop Control	
					0x0	Automatic Phase A	dd/Drop
					0x1	Manual Phase Add	/Drop
					Note: This function	onality is only available	in ISL91301A.
	1:0	BUCK1_MANUALPH	ORW	0x2	Sets the number Add/Drop Mode	of active phases when	using Manual Phase
					0x1	1-phase mode	
					0x0, 0x2, 0x3	2-phase mode	
					Note: In Manual F (BUCK1_MANUA		hase mode 3), the part operates in

Address	Bit	Name	R/W	Default	Description
BUCK1_DV	S0CFG	1	•	•	
0x48	0x48 7:0 BUCK1_DVS0VOUT92 R/M		R/W	TRIM for 0.9V	Upper eight bits of a 10-bit DAC[9:0] value to generate V _{OUT} for DVS Configuration 0.
					Note: V _{OUT} must be programmed above 0.3V. FBDIV is set by factory OTP to 1x, 0.8x, 0.6x.
					FBDIV 1.0 0.8 0.6
					DAC V _{OUT} (V) V _{OUT} (V) V _{OUT} (V)
					0x000 0.0000 0.0000 0.0000
					0x001 0.0012 0.0015 0.0020
					0x200 0.6173 0.7716 1.0288
					0x201
					0x3E5 1.199 1.4988 1.9983
BUCK1_DV	S0CFG	0			
0x49	7:6	BUCK1_DVS0VOUT10	R/W	TRIM	
				for 0.9V	Lower two bits of a 10-bit DAC[9:0] value to generate V _{OUT} for DVS configuration.
					Note: When DVS Configuration 0 is selected (using pins or registers) any write to BUCK1_DVS0CFG0 causes a DVS ramping to occur.
					For details, see "Dynamic Voltage Scaling (DVS)" on page 22.
	5	RSVD	R	0x0	Reserved
	4:1	RSVD	R	0x0	Reserved
	0	RSVD	R	0x0	Reserved
BUCK1_DV	S1CFG	1		•	
0x4A	7:0	BUCK1_DVS1VOUT92	R/W	0xBF	See <u>"BUCK1_DVS0CFG1"</u>
BUCK1_DV	S1CFG	0		•	
0x4B	7:6	BUCK1_DVS1VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK1_DV	S2CFG	1		•	
0x4C	7:0	BUCK1_DVS2VOUT92	R/W	0x58	See <u>"BUCK1_DVS0CFG1"</u>
BUCK1_DV	S2CFG	0	•	•	
0x4D	7:6	BUCK1_DVS2VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK1_DV	S3CFG	1	•	1	
0x4E	7:0	BUCK1_DVS3VOUT92	R/W	0x00	See <u>"BUCK1_DVS0CFG1"</u>
		i	1		

Address	Bit	Name	R/W	Default	Description
BUCK1_DV	S3CFG	0	ı		
0x4F	7:6	BUCK1_DVS3VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK1_DV	SSEL		•	•	
0x53	7:3	RSVD	R	0x0	Reserved
	2	BUCK1_DVSCTRL	R/W	0x0	BUCK1 DVS Control 0x0 Use BUCK1_DVSSELECT to select active DVS configuration.
	1:0	BUCK1_DVSSELECT	R/W	0x0	BUCK1 DVS Selection 0x0 Use DVS Configuration 0 in BUCK1_DVS0CFG and BUCK1_DVS0VOUT. 0x1 Use DVS Configuration 1 in BUCK1_DVS1CFG and BUCK1_DVS1VOUT. 0x2 Use DVS Configuration 2 in BUCK1_DVS2CFG and BUCK1_DVS2VOUT. 0x3 Use DVS Configuration 3 in BUCK1_DVS3CFG and BUCK1_DVS3VOUT. Note: When BUCK1_DVSCTRL = 0x0 any write to the register BUCK1_DVSSEL causes a DVS ramping event to occur.

Address	Bit	Name	R/W	Default		D	escription	
BUCK1_RSI	PCFG1		•	•				
0x54	7	RSVD	R	0x0	Reserved			
	6:4	BUCK1_RSPUP	R/W 0x0 V _{OUT} Ramp Slew Rate RSP = BUCK1_RSPUP[1:0], Ramp Speed FBDIV = BUCK1_VOUTFBDIV[1:0] = (1.0, 0.8, 0.6) Slow = BUCK1_RSPUP[2] = 0 Fast = BUCK1_RSPUP[2] = 1					.8, 0.6)
							V _{OUT} Ramp	Speed mV/µs
					RSP	FBDIV	Fast	Slow
					0x0	1.0	12	3
					0x1	1.0	24	6
					0x2	1.0	58	14
					0x3	1.0	115	29
							V _{OUT} Ramp Speed mV/μs	
					RSP	FBDIV	Fast	Slow
					0x0	0.8	12	3
					0x1	0.8	24	6
						V _{OUT} Ramp Speed mV		Speed mV/µs
ļ					RSP	FBDIV	Fast	Slow
					0x0	0.6	12	3
					0x1	0.6	24	6
	3	RSVD	R/W	0x0	Reserved			
	2:0	BUCK1_RSPDN	R/W	0x0	See <u>"BUCK1_R</u>	SPUP" for rate	definition	

Address	Bit	Name	R/W	Default			Description		
BUCK1_RS	PCFG0		L	!!	•				
0x55	7	RSVD	R	0x0	Reserved				
	6:4	BUCK1_RSPPUP	R/W	0x1	FBDIV = BUC	(1_RSPUP[1:0]	DIV[1:0] = (1.0, 0 = 0	0.8, 0.6)	
							V _{OUT} Ramp	Speed mV/µs	
					RSP	FBDIV	Fast	Slow	
					0x0	1.0	6	1.2	
					0x1	1.0	12	3	
					0x2	1.0	29	7.2	
					0x3	1.0	58	15	
							V _{OUT} Ramp	Speed mV/µs	
					RSP	FBDIV	Fast	Slow	
					0x0	0.8	12	3	
					0x1	0.8	24	6	
						1			
							V _{OUT} Ramp	Speed mV/µs	
					RSP	FBDIV	Fast	Slow	
					0x0	0.6	12	3	
					0x1	0.6	24	6	
	3	BUCK	R/W	0x0	Reserved				
	2:0	BUCK1_RSPPDN	R/W	0x1	See <u>"BUCK1_F</u>	RSPPUP" for ra	te definition		
BUCK1_EN	DLY								
0x56	7:6	BUCK1_ENPIN_CFG	R/W	0x0	BUCK EN Con	trol = IO_BUCk DDE 1, BUCK1	in PINMODE 1. <1_EN and BUC _EN_PIN is defa JCK1 EN		
					BUCK1_EN_	PIN			
					0x0	EN_A			
					0x1	EN_B			
					0x2	RSVD			
					0x3	1			
	5:0	BUCK1_EN_DLY	R/W	0x0	control asserte		n and IO_REGV#	AID go high to b	uck1_en

Address	Bit	Name	R/W	Default	Description
BUCK1_SH	UTDN_	DLY	1	I	
0x57	7:6	BUCK1_DVSPIN_CFG	R/W	0x0	DVS_PIN_X pin control is valid only in PINMODE 3. DVS_1 = 0 DVS_0 = BUCK1_DVS_PIN0 and BUCK1_DVS_CTRL If not in PINMODE 3, DVS_PIN_x function is disabled BUCK1_DVS_PIN0
					0x0 EN_A
					0x1 EN_B
					0x2 RSVD
					0x3 1
	5:0	BUCK1_SHUTDN_DLY	R/W	0x0	Delay time from BUCK_EN pin or IO_REGVAID go low to buck1_en control de-asserted. Delay = (integer value of register) ms [1ms/LSB]
BUCK2_EA	2		1	•	
0x58	7:6	BUCK2_VOUTFBDIV	R/W	0x0	See <u>"BUCK1_EA2"</u>
	5:0	RSVD	R/W	N/A	
BUCK2_DC	М		•	•	
0x5B	7:3	Reserved	R	0x0	Reserved
	2	BUCK2_FCCM	R/W	0x0	See <u>"BUCK1_DCM"</u>
	1:0	Reserved	R/W	0x0	Reserved
BUCK2_CF	G3				
0x5C	7:6	BUCK2_FSEL[1:0]	R/W	0x0	See <u>"BUCK1_CFG3"</u>
	5:0	RSVD	R/W	N/A	
BUCK2_CF	G2				
0x5D	7:4	RSVD	R/W	0x8	Reserved
	3	RSVD	R	TRIM	Reserved
	2	RSVD	R	0x0	Reserved
	1:0	PULL_DOWN_ DISCHARGE	R/W	0x0	VOUT pulldown when BUCK is shut off
					0x0 Disable VOUT pulldown
					0x1 Enable VOUT pulldown.
					Applies the weak pull-down feature for all the buck outputs. 1: Weak pull-down resistor is enabled when the buck output is turned off by software and master EN remains asserted. 0: Weak pull-down resistor is disabled when the buck output is turned off by software and master EN remains asserted.
BUCK2_DV	S0CFG	1			
0x62	7:0	BUCK2_DVS0VOUT92	R/W	0xBF	See <u>"BUCK1_DVS0VOUT92"</u>
BUCK2_DV	S0CFG	0	•	•	
0x63	7:6	BUCK2_DVS0VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	

Address	Bit	Name	R/W	Default	Description
BUCK2_DV	S1CFG	1	1	I	*
0x64	7:0	BUCK2_DVS1VOUT92	R/W	0xBF	See "BUCK1_DVS0CFG1"
BUCK2_DV	S1CFG	0	1		
0x65	7:6	BUCK2_DVS1VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK2_DV	S2CFG	1	•		
0x66	7:0	BUCK1_DVS2VOUT92	R/W	0x58	See <u>"BUCK1_DVS0CFG1"</u>
BUCK2_DV	S2CFG	0			
0x67	7:6	BUCK2_DVS2VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK2_DV	S3CFG	1			
0x68	7:0	BUCK2_DVS3VOUT92	R/W	0x00	See <u>"BUCK1_DVS0CFG1"</u>
BUCK2_DV	S3CFG	0			
0x69	7:6	BUCK2_DVS3VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK2_DV	SSEL				
0x6D	7:3	RSVD	R	0x0	See <u>"BUCK1_DVSSEL"</u>
	2	BUCK1_DVSCTRL	R/W	0x0	
	1:0	BUCK1_DVSSELECT	R/W	0x0	
BUCK2_RSI	PCFG1				
0x6E	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG1"</u>
	6:4	BUCK2_RSPUP	R/W	0x7	
	3	RSVD	R	0x0	
	2:0	BUCK2_RSPDN	R/W	0x3	
BUCK2_RSI	PCFG0				
0x6F	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG0"</u>
	6:4	BUCK2_RSPPUP	R/W	0x7	
	3	RSVD	R	0x0	
	2:0	BUCK2_RSPPDN	R/W	0x3	
BUCK2_EN	DLY				
0x70	7:6	BUCK2_ENPIN_CFG	R/W	0x1	See "BUCK1_ENPIN_CFG"
	5:0	BUCK2_EN_DLY	R/W	0x0	See "BUCK1_EN_DLY"
BUCK2_SH	UTDN_	DLY			
0x71	7:6	BUCK2_DVSPIN_CFG	R/W	0x1	See "BUCK1_DVSPIN_CFG"
	5:0	BUCK2_SHUTDN_DLY	R/W	0x0	See <u>"BUCK1_SHUTDN_DLY"</u>

Address	Bit	Name	R/W	Default	Description		
BUCK3_EA	2	ı	l .	<u> </u>			
0x72	7:6	BUCK3_VOUTFBDIV	R/W	0x0	See <u>"BUCK1_EA2"</u>		
	5:0	RSVD	R/W	N/A			
BUCK3_DCI	М						
0x75	7:3	Reserved	R	0x0	Reserved		
	2	BUCK3_FCCM	R/W	0x0	See "BUCK1_DCM"		
	1:0	Reserved	R/W	0x0	Reserved		
BUCK3_CF	G 3	I	ı	1			
0x76	7:6	BUCK3_FSEL[1:0]	R/W	0x0	See <u>"BUCK1_CFG3"</u>		
	5:0	RSVD	R/W	N/A			
BUCK3_DV	S0CFG	1		1			
0x7C	7:0	BUCK3_DVS0VOUT92	R/W	0xFF	See "BUCK1_DVS0VOUT92"		
BUCK3_DVS0CFG0							
0x7D	7:6	BUCK3_DVS0VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>		
	5	RSVD	R	0x0			
	4:1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK3_DV	S1CFG	1		1			
0x7E	7:0	BUCK3_DVS1VOUT92	R/W	0xBF	See "BUCK1_DVS0CFG1"		
BUCK3_DV	S1CFG	0	ı				
0x7F	7:6	BUCK3_DVS1VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>		
	5	RSVD	R	0x0			
	4:1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK3_DV	S2CFG	1	l	1			
0x80	7:0	BUCK3_DVS2VOUT92	R/W	0x58	See "BUCK1_DVS0CFG1"		
BUCK3_DV	S2CFG	0	ı				
0x81	7:6	BUCK3_DVS2VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>		
	5	RSVD	R	0x0			
	4:1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK3_DV	S3CFG	1	· I				
0x82	7:0	BUCK3_DVS3VOUT92	R/W	0x00	See <u>"BUCK1_DVS0CFG1"</u>		
BUCK3_DV	S3CFG	0	•				
0x83	7:6	BUCK3_DVS3VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>		
	5	RSVD	R	0x0			
	4:1	RSVD	R	0x0			
	0	RSVD	R	0x0			
BUCK3_DV	SSEL	•	•				
0x87	7:3	RSVD	R	0x0	See <u>"BUCK1_DVSSEL"</u>		
	2	BUCK3_DVSCTRL	R/W	0x0			
	1:0	BUCK3_DVSSELECT	R/W	0x0			

Address	Bit	Name	R/W	Default	Description
BUCK3_RS	PCFG1	L	1	1	
0x88	7	RSVD	R	0x0	See "BUCK1_RSPCFG1"
	6:4	BUCK3_RSPUP	R/W	0x7	
	3	RSVD	R	0x0	
	2:0	BUCK3_RSPDN	R/W	0x3	
BUCK3_RS	PCFG0			1	
0x89	7	RSVD	R	0x0	See "BUCK1_RSPCFG0"
	6:4	BUCK3_RSPPUP	R/W	0x7	
	3	RSVD	R	0x0	
	2:0	BUCK3_RSPPDN	R/W	0x3	
BUCK3_EN	DLY			1	
0x8A	7:6	BUCK3_ENPIN_CFG	R/W	0x2	See "BUCK1_ENPIN_CFG"
	5:0	BUCK3_EN_DLY	R/W	0x0	See "BUCK1_EN_DLY"
BUCK3_SH	UTDN_	DLY	1	I	
0x8B	7:6	BUCK3_DVSPIN_CFG	R/W	0x2	See "BUCK1_DVSPIN_CFG"
	5:0	BUCK3_SHUTDN_DLY	R/W	0x0	See "BUCK1_SHUTDN_DLY"
BUCK4_EA	2	l	ı		
0x8C	7:6	BUCK4_VOUTFBDIV	R/W	0x0	See <u>"BUCK1_EA2"</u>
	5:0	RSVD	R/W	N/A	
BUCK4_DC	М	l	ı		
0x8F	7:3	Reserved	R	0x0	Reserved
	2	BUCK4_FCCM	R/W	0x0	See <u>"BUCK1_DCM"</u>
	1:0	Reserved	R/W	0x0	Reserved
BUCK4_CF	G3	l	ı		
0x90	7:6	BUCK4_FSEL[1:0]	R/W	0x0	See <u>"BUCK1_CFG3"</u>
	5:0	RSVD	R/W	N/A	
BUCK4_DV	S0CFG	1	· I		
0x96	7:0	BUCK4_DVS0VOUT92	R/W	0xFF	See <u>"BUCK1_DVS0VOUT92"</u>
BUCK4_DV	S0CFG	0	l	1	
0x97	7:6	BUCK4_DVS0VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK4_DV	S1CFG	1	•		
0x98	7:0	BUCK4_DVS1VOUT92	R/W	0xBF	See <u>"BUCK1_DVS0CFG1"</u>
BUCK4_DV	S1CFG	0	•		
0x99	7:6	BUCK4_DVS1VOUT10	R/W	0x3	See <u>"BUCK1_DVS0CFG0"</u>
	5	RSVD	R	0x0	
	4:1	RSVD	R	0x0	
	0	RSVD	R	0x0	
BUCK4_DV	S2CFG	1	•		
0x9A	7:0	BUCK4_DVS2VOUT92	R/W	0x58	See <u>"BUCK1_DVS0CFG1"</u>

Address	Bit	Name	R/W	Default	Description			
BUCK4_DV	S2CFG	0						
0x9B	7:6	BUCK4_DVS2VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>			
	5	RSVD	R	0x0				
	4:1	RSVD	R	0x0				
	0	RSVD	R	0x0				
BUCK4_DV	S3CFG	1	1					
0x9C	7:0	BUCK4_DVS3VOUT92	R/W	0x00	See <u>"BUCK1_DVS0CFG1"</u>			
BUCK4_DV	S3CFG	0						
0x9D	7:6	BUCK4_DVS3VOUT10	R/W	0x0	See <u>"BUCK1_DVS0CFG0"</u>			
	5	RSVD	R	0x0				
	4:1	RSVD	R	0x0				
	0	RSVD	R	0x0				
BUCK4_DV	BUCK4_DVSSEL							
0xA1	7:3	RSVD	R	0x0	See <u>"BUCK1_DVSSEL"</u>			
	2	BUCK4_DVSCTRL	R/W	0x0				
	1:0	BUCK4_DVSSELECT	R/W	0x0				
BUCK4_RS	PCFG			•				
0xA2	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG0"</u>			
	6:4	BUCK4_RSPUP	R/W	0x7				
	3	RSVD	R	0x0				
	2:0	BUCK4_RSPDN	R/W	0x3				
BUCK4_RS	PCFG1		1	•				
0xA3	7	RSVD	R	0x0	See <u>"BUCK1_RSPCFG1"</u>			
	6:4	BUCK4_RSPPUP	R/W	0x7				
	3	RSVD	R	0x0				
	2:0	BUCK4_RSPPDN	R/W	0x3				
BUCK4_EN	DLY							
0xA4	7:6	BUCK4_ENPIN_CFG	R/W	0x2	See <u>"BUCK1_ENPIN_CFG"</u>			
	5:0	BUCK4_EN_DLY	R/W	0x0	See <u>"BUCK1_EN_DLY"</u>			
BUCK4_SH	UTDN_	DLY	•					
0xA5	7:6	BUCK4_DVSPIN_CFG	R/W	0x2	See <u>"BUCK1_DVSPIN_CFG"</u>			
	5:0	BUCK4_SHUTDN_DLY	R/W	0x0	See <u>"BUCK1_SHUTDN_DLY"</u>			

ISL91301A, ISL91301B 12. Revision History

12. Revision History

Rev.	Date	Description
4.01	Feb 20, 2020	Removed Addendum. Updated Note 3 to correct JEDEC Pb-free classification.
4.00	Dec 13, 2019	Added Note 1 to Ordering Information table. Added important note to register map table. Added Addendum to page 58.
3.00	Sep 5, 2019	Updated Features, Applications, and Figures 1 and 2 on page 1. Updated Key Differences table on page 7. Updated Pkg. Dwg. # in the Ordering Information table from W6x7.42 to W6x7.42B. Updated Abs Max table on page 11. Electrical Spec table - Updated Buck Output Voltage Range (Each Output) for BUCKx_VOUTFBDIV[1:0] = 0x01: changed Min value from 0.3V to 0.375V. - Updated BUCKx_VOUTFBDIV[1:0] = 0x02: changed Min value from: 0.3V to: 0.5V - I ² C Frequency Capability: removed Min value Updated: I/O Pin Configuration, Output Configuration diagrams Typical Performance Curves: updated Figures 8-15. Updated: Inductor Selection, Input Capacitor Selection, Dynamic Voltage Scaling (DVS). Added: Configuring DVS Speed section/subsections. Updated Figures 33 and 34. Watchdog Time section - updated 10ms to tdebounce. Updated Figure 36. Updated Interrupt Pin section and Figure 37. Updated Overvoltage (OV) and Undervoltage (UV) Protection section. In Serial Communication Interface section, updated Figure 38 and Table 12. Updated SPI Interface section. Updated Figures 41, 42, 47, 48, 49, 50. Table 14 I ² C Timing Specifications, removed Min specification for Rise and fall time of SCL and SDA. Updated Register Address Map table. Updated Register Description by Address table. Updated Disclaimer.
2.00	Apr 6, 2018	Updated dimensions in Features bullet. Update figure titles for Figures 1, 2, 8-13, 17-19, Updated Figures 4-7, 14, 15, 26, and 37. Updated package dimensions in ordering information table. Updated Pin Description for C4. Updated Absolute Maximum Ratings table split out the VOUTs. Updated Table 5 by adding Coilcraft inductor information. Updated 0x3FF to 0x3E5 in Table 10. Updated Table 15 Microvia Structure description. Updated description for IO_OUTPUTCFG[0] row 0x0 Power Stage Configuration column on page 44. Updated description for BUCK1_DVS0VOUT92[7:0] on page 51.

ISL91301A, ISL91301B 12. Revision History

Rev.	Date	Description
1.00	Feb 20, 2018	Updated features bullet on page 1. Added Table 1 on page 7. Updated Recommended Operating Conditions (replaced entire table) on page 11. Added heading to Analog Specification table on page 12. Updated Buck Output Voltage Range and Output Voltage Step Size specifications on page 12. Added High-Side and Low-Side Switch ON-Resistance specifications on page 13. Added Note 8 on page 14. Updated images in Table 4 on pages 15 and 16. Updated Table 10 on page 23. Updated Figure 42 on page 32. Updated Data Hold Time minimum specifications for all modes in Table 14 on page 35 changed from 0ns to 15ns. Updated Figures 48-50 on pages 36 and 37. Added BUCK1_EA2, BUCK2_EA2, BUCK3_EA2, and BUCK4_EA2 information to the Register Map and Register Detail sections. Updated BUCK1_RSPUP[2:0] and BUCK1_RSPPUP[2:0] descriptions removed FBDIV = 0.5 section. Removed About Intersil section. Updated disclaimer.
0.00	Oct 9, 2017	Initial release

13. Package Outline Drawing


For the most recent package outline drawing, see W6x7.42B.

BOTTOM VIEW

SIDE VIEW

42 BALL WAFER LEVEL CHIP SCALE PACKAGE (WLCSP 0.4mm PITCH) Rev 0, 1/17

- 0.400 2.570 ±0.030 42X 0.265 ±0.035 2.919 ±0.030 С В 0.260 Α (4X) □ 0.10 0.200 -**TOP VIEW** (A1 CORNER) -0.285



- NOTES:
- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerance per ASME Y14.5M-1994.
- Dimension is measured at the maximum bump diameter parallel to primary datum Z S Bump position designation per JESD 95-1, SPP-010.
- 6 NSMD refers to non-solder mask defined pad design per Techbrief TB451.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/