www.ti.com

## SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 5.4 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### DESCRIPTION/ORDERING INFORMATION

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V  $\rm V_{\rm CC}$  operation.

The SN74LVCH16543A can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register, to permit independent control in either direction of data flow.

## DGG, DGV, OR DL PACKAGE (TOP VIEW)

	_	_	_	1
1 <del>OEAB</del>	1	$\cup$	56	1 <del>OEBA</del>
1LEAB	2		55	1LEBA
1CEAB	3		54	1CEBA
GND [	4		53	GND
1A1 [	5		52	] 1B1
1A2 [	6		51	] 1B2
V <sub>CC</sub> [	7		50	] v <sub>cc</sub>
1A3 [	8		49	] 1B3
1A4 [	9		48	] 1B4
1A5 [	10		47	] 1B5
GND [	11		46	] GND
1A6 [	12		45	] 1B6
1A7 [	13		44	] 1B7
1A8 [	14		43	] 1B8
2A1 [	15		42	] 2B1
2A2 [	16		41	2B2
2A3 [	17		40	] 2B3
GND [	18		39	] GND
2A4 [	19		38	] 2B4
2A5 [	20		37	] 2B5
2A6 [	21		36	] 2B6
V <sub>CC</sub>	22		35	] v <sub>cc</sub>
2A7 [	23		34	] 2B7
2A8 [	24		33	] 2B8
GND [	25		32	] GND
2CEAB	26		31	2CEBA
2LEAB	27		30	2LEBA
2OEAB	28		29	] 2 <del>0EBA</del>

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGI	<u>=</u> (1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
4000 1- 0500	SSOP – DL	Tube	SN74LVCH16543ADL	1.701405404	
	330P - DL	Tape and reel	SN74LVCH16543ADLR	LVCH16543A	
	TSSOP - DGG	Tape and reel	SN74LVCH16543ADGGR	LVCH16543A	
–40°C to 85°C	TVSOP - DGV	Tape and reel	SN74LVCH16543ADGVR	LDH543A	
	VFBGA – GQL	Tone and real	SN74LVCH16543AGQLR	I DUI 10 A	
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVCH16543AZQLR	LDH543A	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCAS317M-NOVEMBER 1993-REVISED MARCH 2005



## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by  $\overline{\sf OE}$  or DIR.

#### **GQL OR ZQL PACKAGE** (TOP VIEW) 1 2 3 4 5 6 000000 Α 000000В С 000000 000000 D Ε $\bigcirc$ $\bigcirc$ F $\bigcirc$ $\bigcirc$ G 000000 000000 Н 000000 J 000000 Κ

#### **TERMINAL ASSIGNMENTS**

	1	2	3	4	5	6
Α	1CEAB	1 <del>LEAB</del>	1 <mark>OEAB</mark>	1 <del>OEBA</del>	1LEBA	1CEBA
В	1A2	1A1	GND	GND	1B1	1B2
С	1A4	1A3	V <sub>CC</sub>	V <sub>CC</sub>	1B3	1B4
D	1A6	1A5	GND	GND	1B5	1B6
E	1A8	1A7			1B7	1B8
F	2A1	2A2			2B2	2B1
G	2A3	2A4	GND	GND	2B4	2B3
Н	2A5	2A6	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub> 2B6	
J	2A7	2A8	GND	GND	GND 2B8	
K	2 <del>CEAB</del>	2 <del>LEAB</del>	2 <del>OEAB</del>	2 <del>OEBA</del>	2 <del>LEBA</del>	2 <del>CEBA</del>








# FUNCTION TABLE<sup>(1)</sup> (EACH 8-BIT SECTION)

	INPU	ITS		OUTPUT
CEAB	LEAB	OEAB	Α	В
Н	Χ	X	Χ	Z
Х	Χ	Н	Χ	Z
L	Н	L	X	B <sub>0</sub> <sup>(2)</sup>
L	L	L	L	L
L	L	L	Н	Н


- (1) A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.
   (2) Output level before the indicated steady-state input conditions were
- established



## **LOGIC DIAGRAM (POSITIVE LOGIC)**



To Seven Other Channels



Pin numbers shown are for the DGG, DGV, and DL packages.



## **SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER**

SCAS317M-NOVEMBER 1993-REVISED MARCH 2005

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impeda	ance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low	state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
		DGG package		64	
0	Dealers thermal impedance (4)	DGV package		48	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		56	-0/00
		GQL/ZQL package		42	
T <sub>stg</sub>	Storage temperature range	·	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT	
V	Cumply valtage	Operating	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	5.5	V	
V	Output valtage	High or low state	0	V <sub>CC</sub>	V	
Vo	Output voltage	3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
	High level output ourrent	V <sub>CC</sub> = 2.3 V		-8	mA	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	IIIA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V		8	A	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V		24	]	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

The value of  $V_{\text{CC}}$  is provided in the recommended operating conditions table.

The package thermal impedance is calculated in accordance with JESD 51-7.

## **SN74LVCH16543A 16-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS

SCAS317M-NOVEMBER 1993-REVISED MARCH 2005



#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup> M	AX UNI	Т		
		$I_{OH} = -100 \mu A$	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2					
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2					
V		$I_{OH} = -8 \text{ mA}$	2.3 V	1.7		.,	V		
V <sub>OH</sub>		I <sub>OH</sub> = -12 mA	2.7 V	2.2		V			
		I <sub>OH</sub> = -12 IIIA	3 V	2.4					
		$I_{OH} = -24 \text{ mA}$	3 V	2.2					
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2			
		I <sub>OL</sub> = 4 mA	1.65 V		0	.45			
$V_{OL}$		I <sub>OL</sub> = 8 mA	2.3 V			0.7 V			
		I <sub>OL</sub> = 12 mA	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA	3 V		0	.55			
I	Control inputs	$V_1 = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±5 μA			
$I_{\rm off}$		$V_I$ or $V_O = 5.5 \text{ V}$	0		=	:10 μA			
		V <sub>I</sub> = 0.58 V	1.65 V	(2)			μΑ		
		V <sub>I</sub> = 1.07 V	1.05 V	(2)					
		V <sub>I</sub> = 0.7 V	2.3 V	45					
$I_{I(hold)}$	A or B ports	V <sub>I</sub> = 1.7 V	2.3 V	-45		μΑ			
		$V_1 = 0.8 \text{ V}$	3 V	75					
		V <sub>I</sub> = 2 V	3 V	-75					
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{(3)}$	3.6 V		±	500			
$I_{OZ}^{(4)}$		$V_O = 0 \text{ V or } (V_{CC} \text{ to } 5.5 \text{ V})$	2.3 V to 3.6 V			±5 μA			
		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20 μA			
I <sub>CC</sub>		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(5)}, \qquad \qquad \text{I}_{\text{O}} = 0$	3.0 V			20 μΑ			
$\Delta I_{CC}$		One input at $V_{CC}-\ 0.6\ V$ , Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V		į	600 μΑ			
$C_{i}$	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		5	pF	•		
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8	pF	:		

#### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = ± 0.1	1.8 V 5 V	$V V_{CC} = 2.5 V \pm 0.2 V$		$V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$			3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE or CE low	(1)		(1)		3.3		3.3		ns
$t_{su}$	Setup time, data before $\overline{LE}$ or $\overline{CE}\!\downarrow$	(1)		(1)		1.1		1.1		ns
t <sub>h</sub>	Hold time, data after LE or CE↓	(1)		(1)		1.9		1.9		ns

<sup>(1)</sup> This information was not available at the time of publication.

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. This information was not available at the time of publication.

This is the bus-hold maximum dynamic current required to switch the input from one state to another.

For the total leakage current in an I/O port, consult the  $I_{I(hold)}$  specification for the input voltage condition,  $0 \text{ V} < V_I < V_{CC}$ , and the  $I_{OZ}$  specification for the input voltage conditions,  $V_I = 0 \text{ V}$  or  $V_I = V_{CC}$  to 5.5 V. The bus-hold current, at input voltage greater than  $V_{CC}$ , is negligible.

This applies in the disabled state only.





## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		V <sub>CC</sub> = ± 0.1	$V_{CC}$ = 1.8 V $\pm$ 0.15 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
A or B	A or B	B or A	(1)	(1)	(1)	(1)		6.1	1.2	5.4	20
t <sub>pd</sub>	ĪĒ	A or B	(1)	(1)	(1)	(1)		7.4	1.5	6.1	ns
t <sub>en</sub>	CE	A or B	(1)	(1)	(1)	(1)		7.9	1.2	6.6	20
t <sub>dis</sub>	CE		(1)	(1)	(1)	(1)		7.1	1.5	6.6	ns
t <sub>en</sub>	ŌE A or I	A = = D	(1)	(1)	(1)	(1)		7.6	1	6.3	
t <sub>dis</sub>		AUIB	(1)	(1)	(1)	(1)		6.9	1.5	6.3	ns

<sup>(1)</sup> This information was not available at the time of publication.

## **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation capacitance	Outputs enabled	f _ 10 MHz	(1)	(1)	44	nE
$C_{pd}$	per transceiver	Outputs disabled	Outputs disabled f = 10 MHz		(1)	4	p⊦

<sup>(1)</sup> This information was not available at the time of publication.




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

V	INF	PUTS	.,	V	_		V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\Delta}$
1.8 V ± 0.15 V	v <sub>cc</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVCH16543ADGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16543A	Samples
SN74LVCH16543ADL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16543A	Samples
SN74LVCH16543ADLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16543A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16543ADGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVCH16543ADLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVCH16543ADGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	
SN74LVCH16543ADLR	SSOP	DL	56	1000	367.0	367.0	55.0	

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVCH16543ADL	DL	SSOP	56	20	473.7	14.24	5110	7.87

## DL (R-PDSO-G56)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated