

## MP2612 2A,24V Input, 600kHz 2-3 Cells Switching Li-Ion Battery Charger

The Future of Analog IC Technology

## DESCRIPTION

The MP2612 is a monolithic switching charger for 2-3 cells series Li-lon cells battery with a built-in internal power MOSFET. It achieves up to 2A charge current with current mode control for fast loop response and easy compensation. The charge current can be programmed by sensing the current through an accurate sense resistor.

MP2612 regulates the charge current and charge voltage using two control loops to realize high accuracy CC charge and CV charge.

Fault condition protection includes cycle- bycycle current limiting and thermal shutdown. Other safety features include battery temperature monitoring, charge status indication and programmable timer to finish the charging cycle.

The MP2612 requires a minimum number of readily available standard external components.

The MP2612 is available in 16-pin 4mm x 4mm QFN package.


### **FEATURES**

- Charges 2-3 Cells Series Li-Ion Battery Packs
- Wide Operating Input Range
- Up to 2 A Programmable Charging Current
- ±0.75% V<sub>BATT</sub> Accuracy
- 0.2Ω Internal Power MOSFET Switch
- Up to 90% Efficiency
- Fixed 600kHz Frequency
- Preconditioning for Fully Depleted Batteries
- Charging Operation Indicator
- Input Supply and Battery Fault Indicator
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Battery Temperature Monitor and Protection


## APPLICATIONS

- Distributed Power Systems
- Chargers for 2-Cell or 3-Cell Li-Ion Batteries
- Pre-Regulator for Linear Regulators
- Smart Phones
- Net-book

For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.



#### Figure 1—Standalone Switching Charger



### Figure 2—Switching Charger with Power Path Management <sup>(1)</sup>

Notes: 1) ACOK should be pulled up to VIN in the power path management application.

3/9/2020

MP2612 Rev. 1.0 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.

### **ORDERING INFORMATION**

Part Number*	Package	Top Marking	Free Air Temperature (TA)
MP2612ER	4mm x 4mm QFN16	2612ER	-20°C to +85°C

\*For Tape & Reel, add suffix –Z (eg. MP2612ER–Z);

For RoHS compliant packaging, add suffix -LF (eg. MP MP2612ER-LF-Z)

#### PACKAGE REFERENCE **TOP VIEW** PIN 1 ID TMR BST N SW 16 15 14 13 NTC 12 GND ACOK 2 11 CSP CHGOK 3 10 BATT VREF33 9 COMPI 4 6 7 8 5 CELLS F25 E COMPV EXPOSED PAD REI ON BACKSIDE

# ABSOLUTE MAXIMUM RATINGS (2)

Supply Voltage V <sub>IN</sub>	
V <sub>sw</sub>	0.3V to V <sub>IN</sub> + 0.3V
V <sub>BST</sub>	V <sub>sw</sub> + 6V
V <sub>CSP</sub> , V <sub>BATT</sub> ,	0.3V to +18V
VACOK, VCHGOK,	
All Other Pins	0.3V to +6V
Continuous Power Dissip	pation $(T_A = +25^{\circ}C)^{(3)}$
Junction Temperature	
Lead Temperature	
Storage Temperature	

# Recommended Operating Conditions <sup>(4)</sup>

# Thermal Resistance (5) $\theta_{JA}$ $\theta_{JC}$

4x4 QFN16......10...°C/W

#### Notes:

- 2) Exceeding these ratings may damage the device.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/ θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation

will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.

4) The device is not guaranteed to function outside of its operating conditions.

5) Measured on JESD51-7 4-layer board.

## ELECTRICAL CHARACTERISTICS (6)

V <sub>IN</sub> = 19V, T <sub>A</sub> = +25°C, CELLS=0V, unless otherwise noted.						
Parameters	Symbol	Condition	Min			

Parameters	Symbol	Condition	Min	Тур	Мах	Units	
Terminal Battery Voltage	V <sub>BATT</sub>	CELLS=0V	8.337	8.4	8.463		
	VBAII	CELLS= VREF33	12.505	12.6	12.695	V	
CSP, BATT Current	$I_{CSP}, I_{BATT}$	Charging disabled		1		μA	
Switch On Resistance	Rds(on)			0.2		Ω	
Switch Leakage		$\overline{\text{EN}}$ = 4V, V <sub>SW</sub> = 0V		0	10	μA	
Peak Current Limit	CC <sup>(6)</sup>			4.1		A	
	Trickle			2		Α	1
CC current	lcc	RS1=100mΩ	1.8	2.0	2.2	Α	1
Trickle charge current	ITRICKLE			10%		lcc	1
Trickle charge voltage threshold				2.8		V/cell	
Trickle charge hysteresis				350		mV	
Termination current threshold	I <sub>BF</sub>		5%	10%	15%	lcc	
Oscillator Frequency	fsw	CELLS=0V, VBATT =4.5V		600		kHz	
Fold-back Frequency		VBATT <b>=0</b> V		190		kHz	
Maximum Duty Cycle			90			%	
Maximum current Sense Voltage (CSP to BATT)	VSENSE		170	200	230	mV	
Minimum On Time <sup>(6)</sup>	ton	CELLS=0V, VBATT =5V		100		ns	
Under Voltage Lockout Threshold Rising			3	3.2	3.4	V	
Under Voltage Lockout Threshold Hysteresis				200		mV	
Open-drain sink current		Vdrain =0.3V	5			mA	
Dead-battery indication		Stay at trickle mode C <sub>TMR</sub> =0.1µF		30		min	
Termination delay		Time after I <sub>BF</sub> reached, C <sub>™R</sub> =0.1µF		1		min	
Recharge threshold at VBATT	VRECHG			4.0		V/cell	
Recharge Hysteresis				100		mV	
NTC Low Temp Rising Threshold		R <sub>NTC</sub> =NCP18XH103(0°C)		73		%VREF3 3	
NTC High Temp Falling Threshold		RNTC=NCP18XH103(50°C)		30		%VREF3 3	
VIN min head-room (reverse blocking)		VIN-VBATT		180		mV	
EN Input Low Voltage	<b>N</b>				0.4	V	]
EN Input High Voltage			1.8			V	1
_		ĒN=4V		4			1
EN Input Current		ĒN=0V		0.2		μA	

www.MonolithicPower.com

# ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN}$  = 19V,  $T_A$  = +25°C, CELLS=0V, unless otherwise noted.


Parameters	Symbol	Condition	Min	Тур	Мах	Units
		ĒN=4V		0.16		mA
Supply Current (Shutdown)		EN =4V, Consider VREF33 pin output current, R <sub>3</sub> =10k,R <sub>NTC</sub> =10k		0.32		mA
Supply Current (Quiescent)		EN =0V, CELLS=0V			2.0	mA
Thermal Shutdown (6)				150		°C
VREF25 output voltage				2.5		V
VREF33 output voltage				3.3		V
VREF33 load regulation		ILOAD =0 to 10mA		30		mV

Notes:

6) Guaranteed by design.


### **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN}$ =19V, C1=4.7 $\mu F,$  C2=22 $\mu F,$  L=4.7 $\mu H,$  RS1=100m $\Omega,$  Real Battery Load,  $T_A$ =25°C, unless otherwise noted.



### **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

 $V_{IN}$ =19V, C1=4.7 $\mu F,$  C2=22 $\mu F,$  L=4.7 $\mu H,$  RS1=100m $\Omega,$  Real Battery Load,  $T_{A}$ =25°C, unless otherwise noted.



### **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

 $V_{IN}$ =19V, C1=4.7µF, C2=22µF, L=4.7µH, RS1=100m $\Omega,$  Real Battery Load,  $T_{A}$ =25°C, unless otherwise noted.



MP2612 Rev. 1.0 3/9/2020 www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.

### **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)


 $V_{IN}$ =19V, C1=4.7µF, C2=22µF, L=4.7µH, RS1=110m $\Omega$ , RS2=20m $\Omega$ , Real Battery Load, T<sub>A</sub>=25°C, unless otherwise noted.



### **PIN FUNCTIONS**

Pin #	Name	Description
1	NTC	Thermistor Input. Connect a resistor from this pin to the pin VREF33 and the Thermistor from this pin to ground.
2	ACOK	Valid Input Supply Indicator. A logic LOW on this pin indicates the presence of a valid input supply.
3	CHGOK	Charging Completion Indicator. A logic LOW indicates charging operation. The pin will become an open drain once the charging is complete.
4	VREF33	Internal linear regulator 3.3V reference output. Bypass to GND with a 1µF ceramic capacitor.
5	VREF25	Internal linear 2.5V reference circuit. PLEASE KEEP THIS PIN FLOATING.
6	ĒN	On/Off Control Input.
7	CELLS	Command Input for the number of Li-Ion Cells. Connect this pin to VREF33 for 3-cell operation or ground the pin for 2-cell operation. DO NOT LEAVE THIS PIN FLOAT.
8	COMPV	V-LOOP Compensation. Decouple this pin with a capacitor and a resistor.
9	COMPI	I-LOOP Compensation. Decouple this pin with a capacitor and a resistor.
10	BATT	Positive Battery Terminal.
11	CSP	Battery Current Sense Positive Input. Connect a resistor $R_{SEN}$ between CSP and BATT. The full charge current is: $I_{CHG}(A) = \frac{200mV}{RS1(m\Omega)}$ .
12	GND	Ground. This pin is the voltage reference for the regulated output voltage. For this reason care must be taken in its layout. This node should be placed outside of the switching diode (D2) to the input ground path to prevent switching current spikes from inducing voltage noise into the part.
13	TMR	Set time constant. 0.1uA current charges and discharges the external cap.
14	BST	Bootstrap. This capacitor is needed to drive the power switch's gate above the supply voltage. It is connected between SW and BS pins to form a floating supply across the power switch driver.
15	SW	Switch Output.
16	IN	Supply Voltage. The MP2612 operates from a 9V to 24V unregulated input to charge 2~3 cell li-ion battery. Capacitor is needed to prevent large voltage spikes from appearing at the input.

### **BLOCK DIAGRAM**



### OPERATION

The MP2612 is a peak current mode controlled switching charger for use with Li-lon batteries.

Figure 3 shows the block diagram. At the beginning of a cycle, M1 is off. The COMP voltage is higher than the current sense result from amplifier A1's output and the PWM comparator's output is low. The rising edge of the 600 kHz CLK signal sets the RS Flip-Flop. Its output turns on M1 thus connecting the SW pin and inductor to the input supply.

The increasing inductor current is sensed and amplified by the Current Sense Amplifier A1. Ramp compensation is summed to the output of A1 and compared to COMP by the PWM comparator.

When the sum of A1's output and the Slope Compensation signal exceeds the COMP voltage, the RS Flip-Flop is reset and M1 is turned off. The external switching diode D2 then conducts the inductor current.

If the sum of A1's output and the Slope Compensation signal does not exceed the COMP voltage, then the falling edge of the CLK resets the Flip-Flop.

The MP2612 have two internal linear regulators power internal circuit, VREF33 and VREF25. The output of 3.3V reference voltage can also power external circuitry as long as the maximum current (50mA) is not exceeded. A 1 $\mu$ F bypass capacitor is required from VREF33 to GND to ensure stability. The output of 2.5V reference voltage can not carry any load.

In typical application, VREF25 should be float and no capacitor is required. It can only connect to a capacitor which is smaller than 100pF.

# Charge Cycle (Mode change: Trickle $\rightarrow$ CC $\rightarrow$ CV)

The battery current is sensed via RS1 (Figure 3) and amplified by A2. The charge will start in "trickle charging mode" (10% of the  $R_{SEN}$  programmed current  $I_{CC}$ ) until the battery voltage reaches 2.8V/cell. If the charge stays in the "trickle charging mode" till "timer out" condition is triggered, the charge is terminated. Otherwise, the output of A2 is then regulated to the level set by RS1. The charger is operating at "constant current charging mode." The duty cycle of the

switcher is determined by the COMPI voltage that is regulated by the amplifier GMI.

When the battery voltage reaches the "constant voltage mode" threshold, the amplifier GMV will regulate the COMP pin, and then the duty cycle. The charger will then operate in "constant voltage mode."

#### Automatic Recharge

A programmable time delay after the battery charging current drops below the termination threshold, the charger will cease charging and the  $\overline{CHGOK}$  pin becomes an open drain. If for some reason, the battery voltage is lowered to 4.0V/Cell, recharge will automatically kick in.

Termination Delay =  $1 \min \times \frac{C_{TMR}}{0.1 \mu F}$ 

#### Charger Status Indication

MP2612 has two open-drain status outputs:  $\overrightarrow{CHGOK}$  and  $\overrightarrow{ACOK}$ . The  $\overrightarrow{ACOK}$  pin pulls low when an input voltage is greater than battery voltage 300mV and over the under voltage lockout threshold.  $\overrightarrow{CHGOK}$  is used to indicate the status of the charge cycle. Table 1 describes the status of the charge cycle based on the  $\overrightarrow{CHGOK}$  and  $\overrightarrow{ACOK}$  outputs.

#### Table 1—Charging Status Indication

ACOK	CHGOK	Charger status
low	low	In charging
low	high	End of charge,
		Vin <uvlo, out,<="" td="" timer=""></uvlo,>
high	high	thermal shutdown $\overline{EN}$ disable

#### **Timer Operation**

MP2612 uses internal timer to terminate the charge if the timer times out. The timer duration is programmed by an external capacitor at the TMR pin.

The trickle mode charge time is:

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.

$$T_{\text{TICKLE}_{\text{TMR}}} = 30 \text{mins} \times \frac{C_{\text{TMR}}}{0.1 \text{uF}}$$

The total charge time is:

$$T_{TOTAL_{TMR}} = 3$$
 hours  $\times \frac{C_{TMR}}{0.1}$ 

Negative Thermal Coefficient (NTC) Thermistor

The MP2612 has a built-in NTC resistance window comparator, which allows MP2612 to sense the battery temperature via the thermistor packed internally in the battery pack to ensure a safe operating environment of the battery. A resistor with appropriate value should be connected from VREF33 to NTC pin and the thermistor is connected from NTC pin to GND. The voltage on NTC pin is determined by the resistor divider whose divide ratio depends on the battery temperature. When the voltage of pin NTC falls out of NTC window range, MP2612 will stop the charging. The charger will restart if the temperature goes back into NTC window range.

#### Power Path Management


Using MP8110 together with MP2612 can implement a switching charger circuit with power path management function, which realizes the current sharing of the charger and system load (Figure 2). In another word, MP8110 senses the system current and feeds back to MP2612 and MP2612 reduces charge current according to the increase of the system current.

However, after the charge current decrease to 0, the system current can only be limited by the adapter.


The system current is satisfied first and always. It chooses the adapter as its power source when the adapter plugs in, and the battery is the backup power source when the adapter is removed.

Figure 4 to 8 shows the charge profile, operation waveform and flow chart, respectively.

### CHARGE PROFILE AND POWER PATH MANAGEMENT FUNCTION



## **OPERATION FLOW CHART**



### **OPERATION FLOW CHART** (continued)





Figure 7— Power Path Management Operation Flow Chart



### **OPERATION FLOW CHART** (continued)



### **APPLICATION INFORMATION**

#### Setting the Charge Current

1. Standalone Switching Charger

The charge current of MP2612 is set by the sense resistor RS1 (Figure 1). The charge current programmable formula is as following:

$$I_{CHG}(A) = \frac{200mV}{RS1(m\Omega)}$$
(1)

2. Switching Charger with Power Path Management

When MP2612 is applied together with MP8110, the charge current setting should be calibrated (Figure2).

Figure 8 shows MP8110 sensing the system current and feeding back to the MP2612.




Figure 8— System Current Sensing Circuit

Gain =

The gain of MP8110 is set as:

The voltage of OUT1 pin,  $V_{OUT1}$  can be calculated from:

RGS1

RG1

$$V_{OUT1} = I_{SYS} \times RS2 \times Gain = \frac{I_{SYS} \times RS2 \times RGS1}{RG1}$$
(3)

When the system current increased  $\Delta I_{SYS}$ , to satisfy the charge current decreased  $\Delta I_{SYS}$  accordingly, the relationship should be:

$$\Delta I_{BAT} = \frac{\Delta V_{OUT1}}{RS1} = \frac{\Delta I_{SYS} \times RS2 \times RGS1}{RS1 \times RG1}$$
(4)

Because  $\Delta I_{SYS}$ =  $\Delta I_{BATT}$ , we can get:

$$\frac{\text{RS1}}{\text{RS2}} = \frac{\text{RGS1}}{\text{RG1}}$$

 $R_{GS1/2}$  causes charge current sense error as it changes the sense gain of A2, which can be calculated from:

$$G_{A2} = \frac{12.3(k\Omega)}{2(k\Omega) + RGS(k\Omega)}$$
(6)

(5)

The charge current is set as:

$$I_{CHG}(A) = \frac{1230}{G_{A2} \times RS1(m\Omega)}$$
(7)

Then the influence of  $R_{GS1}$  to the charge current is:

$$_{HG}(A) = \frac{2000 + RGS(\Omega)}{10 \times RS1(m\Omega)}$$
(8)

To decrease the power loss of the sensing circuit, choose RS2 as small as possible, 20m is recommended. Too small  $R_{G1}$  results in too big current sense error of MP8110, 50 $\Omega$  is at least.

Substitute these two values into equation (5), then the calibrated charge current set formula in power path application is got from equation (8):

$$I_{CHG}(A) = \frac{2000 + 2.5 \times RS1(m\Omega)}{10 \times RS1(m\Omega)}$$
(9)

Following table is the calculated RS1 and R<sub>GS1</sub> value for setting different charge current.

#### Table2—I<sub>CHG</sub> Set in Power Path Application

I <sub>CHG</sub> (A)	R <sub>GS</sub> (Ω)	RS1(mΩ)
2	280	110
1.5	402	160
1	665	260
0.8	909	360
0.5	2k	800

If choose different RS2 and  $R_{G1}$ , re-calculated from equation (5) and equation (8), then get the different equation (9) and the table.

#### www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.

(2)

MP2612 Rev. 1.0 3/9/2020

Also, any relationship between  $\Delta I_{SYS}$  and  $\Delta I_{BATT}$  can be realized by re-calculate equation (4),(5) and (8).

#### Selecting the Inductor

A  $1\mu$ H to  $10\mu$ H inductor is recommended for most applications. The inductance value can be derived from the following equation.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(10)

Where  $\Delta I_L$  is the inductor ripple current.  $V_{OUT}$  is the 2/3 cell battery voltage.

Choose inductor current to be approximately 30% if the maximum charge current, 2A. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{CHG} + \frac{\Delta I_{L}}{2}$$
(11)

Under light load conditions below 100mA, larger inductance is recommended for improved efficiency.

For optimized efficiency, the inductor DC resistance is recommended to be less than  $200m\Omega$ .

#### **NTC Function**

As Figure 9 shows, the low temperature threshold and high temperature threshold are preset internally via a resistive divider, which are 73%·VREF33 and 30%·VREF33. For a given NTC thermistor, we can select appropriate R3 and R6 to set the NTC window.

In detail, for the thermistor (NCP18XH103) noted in above electrical characteristic,

At 0°C, R<sub>NTC\_Cold</sub> = 27.445k;

At 50°C, R<sub>NTC\_Hot</sub> = 4.1601k.

Assume that the NTC window is between 0°C and 50°C, the following equations could be derived:

$$\frac{\text{R6}//\text{R}_{\text{NTC}\_\text{Cold}}}{\text{R3} + \text{R6}//\text{R}_{\text{NTC}\_\text{Cold}}} = \frac{\text{V}_{\text{TH}\_\text{Low}}}{\text{VREF33}} = 73\%$$
(12)  
$$\frac{\text{R6}//\text{R}_{\text{NTC}\_\text{Hot}}}{\text{R3} + \text{R6}//\text{R}_{\text{NTC}\_\text{Hot}}} = \frac{\text{V}_{\text{TH}\_\text{High}}}{\text{VREF33}} = 30\%$$
(13)

According to equation (12) and equation (13), we can find that R3 = 9.63k and R6 = 505k.

To be simple in project, making R3=10k and R6 no connect will approximately meet the specification.




Figure 9— NTC function block

#### Selecting the Input Capacitor

The input capacitor reduces the surge current drawn from the input and also the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current passing to the input. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a  $4.7\mu$ F capacitor is sufficient.

#### Selecting the Output Capacitor

The output capacitor keeps output voltage ripple small and ensures regulation loop stability. The output capacitor impedance should be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended.


#### PC Board Layout

The high frequency and high current paths (GND, IN and SW) should be placed to the device with short, direct and wide traces. The input capacitor needs to be as close as possible to the IN and GND pins. The external feedback resistors should be placed next to the FB pin. Keep the switching node SW short and away from the feedback network.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



### **PACKAGE INFORMATION**



**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.