

36-Mbit (1 M × 36/2 M × 18) Pipelined DCD Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (double-cycle deselect)
- Depth expansion without wait state
- 3.3 V core power supply
- 2.5 V/3.3 V I/O power supply
- Fast clock-to-output times
 □ 2.6 ns (for 250-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- CY7C1444AV33, CY7C1445AV33 available in JEDEC-standard Pb-free 100-pin TQFP package and Pb-free and non Pb-free 165-ball FBGA package
- IEEE 1149.1 JTAG-compatible boundary scan
- "ZZ" sleep mode option

Functional Description[1]

The CY7C1444AV33/CY7C1445AV33 SRAM integrates 1 M × 36/2 M × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all <u>addresses</u>, all data inputs, address-pipelining chip enable (CE₁), depth-expansion chip <u>enables</u> (CE₂ and CE₃), burst control inputs (ADSC, ADSP, and ADV), write enables (BW_X, and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.


The CY7C1444AV33/CY7C1445AV33 operates from a +3.3 V core power supply while all outputs operate with a +3.3 V or a +2.5 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Note


^{1.} For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.



Logic Block Diagram - CY7C1444AV33 (1 M × 36)



Logic Block Diagram - CY7C1445AV33 (2 M × 18)





Contents

Selection Guide	4
Pin Configurations	4
Pin Definitions	6
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	7
Single Write Accesses Initiated by ADSC	
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	
(MODE = Floating or V _{DD})	8
Linear Burst Address Table (MODE = GND)	8
ZZ Mode Electrical Characteristics	
Truth Table	
Partial Truth Table for Read/Write	10
IEEE 1149.1 Serial Boundary Scan (JTAG)	11
Disabling the JTAG Feature	
TAP Controller State Diagram	
Test Access Port (TAP)	11
TAP Controller Block Diagram	11
PERFORMING A TAP RESET	
TAP REGISTERS	11
TAP Instruction Set	12
TAP Timing	13
TAP AC Switching Characteristics	13
3.3 V TAP AC Test Conditions	14
3.3 V TAP AC Output Load Equivalent	14
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	

TAP DC Electrical Characteristics	
And Operating Conditions	14
Identification Register Definitions	15
Scan Register Sizes	15
Identification Codes	15
165-ball FBGA Boundary Scan Order	16
Maximum Ratings	17
Operating Range	17
Electrical Characteristics	
Capacitance	18
Thermal Resistance	18
AC Test Loads and Waveforms	18
Switching Characteristics	
Switching Waveforms	20
Read Cycle Timing	20
Write Cycle Timing	21
Read/Write Cycle Timing	
ZZ Mode Timing	23
Ordering Information	24
Ordering Code Definitions	24
Package Diagram	25
Acronyms	
Document Conventions	26
Units of Measure	26
Document History Page	27
Sales, Solutions, and Legal Information	28
Worldwide Sales and Design Support	28
Products	28
PSoC Solutions	28




Selection Guide

	250 MHz	200 MHz	167 MHz	Unit
Maximum access time	2.6	3.2	3.4	ns
Maximum operating current	475	425	375	mA
Maximum CMOS standby current	120	120	120	mA

Pin Configurations

100-pin TQFP Pinout





Pin Configurations (continued)

165-ball FBGA (15 × 17 × 1.4 mm) Pinout CY7C1444AV33 (1 M × 36)

						1	,			1	
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE ₁	\overline{BW}_C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE ₂	BW _D	\overline{BW}_A	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	DQPB
D	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _B	DQ_B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	DQP _A
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	А

CY7C1445AV33 (2 M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ ₁	\overline{BW}_B	NC	CE ₃	BWE	ADSC	ADV	Α	Α
В	NC/144M	Α	CE ₂	NC	\overline{BW}_A	CLK	GW	OE	ADSP	Α	NC/576M
С	NC	NC	V_{DDQ}	V_{SS}	V _{SS}	V _{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC/1G	DQP _A
D	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
E	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
F	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V _{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
G	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ _B	NC	V_{DDQ}	V_{DD}	'V _{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
K	DQ_B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
L	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
M	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
N	DQPB	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. A1: A0 are fed to the two-bit counter.
BW _A , BW _B BW _C , BW _D	Input- synchronous	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- synchronous	Global write enable input, active LOW . When asserted LOW on the rising edge of $\underline{\text{CLK}}$, a global write is conducted (all bytes are written, regardless of the values on BW_X and BWE).
BWE	Input- synchronous	Byte write enable input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- clock	Clock input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select/deselect the device. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded.
CE ₂	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with \overline{CE}_1 and \overline{CE}_3 to select/deselect the device. \overline{CE}_2 is sampled only when a new external address is loaded.
CE ₃	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select/deselect the device.Not connected for BGA. Where referenced, $\overline{\text{CE}}_3$ is assumed active throughout this document for BGA. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- asynchronous	Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: $\underline{A0}$ are also loaded into the burst counter. When \overline{ADSP} and \overline{ADSC} are both asserted, only \overline{ADSP} is recognized. \overline{ASDP} is ignored when \overline{CE}_1 is deasserted HIGH.
ADSC	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- asynchronous	ZZ "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQPs	I/O- synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented <u>during</u> the <u>previous</u> clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V_{DD}	Power supply	Power supply inputs to the core of the device.
V _{SS}	Ground	Ground for the core of the device.
V _{SSQ}	I/O ground	Ground for the I/O circuitry.
V_{DDQ}	I/O power supply	Power supply for the I/O circuitry.
MODE	Input- static	Selects burst order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.

Document Number: 38-05352 Rev. *G



Pin Definitions (continued)

Name	I/O	Description
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be disconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TMS	JTAG serial input synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TCK	JTAG- clock	Clock input to the JTAG circuitry . If the JTAG feature is not being utilized, this pin must be connected to V _{SS} . This pin is not available on TQFP packages.
NC	_	No Connects. Not internally connected to the die.
NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	No Connects . Not internally connected to the die. 72M, 144M, 288M, 576M and 1G are address expansion pins are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1444AV33/CY7C1445AV33 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\overline{BWE}) and byte write select (\overline{BW}_X) inputs. A global write enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous chip selects \overline{CE}_1 , CE_2 , \overline{CE}_3 and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tri-state control. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE $_1$ is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within $t_{\rm CO}$ if OE is active LOW. The only exception occurs when the SRAM is

emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported.

The CY7C1444AV33/CY7C1445AV33 is a double-cycle deselect part. Once the <u>SRAM</u> is <u>deselected</u> at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately after the next clock rise.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals (GW, BWE, and $\overline{\text{BW}}_{\text{X}}$) and ADV inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If \overline{GW} is asserted LOW on the second clock rise, the data presented to the DQ $_{x}$ inputs is written into the corresponding address location in the memory \overline{core} . If \overline{GW} is HIGH, then the write operation is controlled by \overline{BWE} and \overline{BW}_{x} signals. The CY7C1444AV33/CY7C1445AV33 provides byte write capability that is described in the Write Cycle Description table. Asserting the byte write enable input (\overline{BWE}) with the selected byte write input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1444AV33/CY7C1445AV33 is a common I/O device, the output enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the <u>following</u> conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted

Document Number: 38-05352 Rev. *G Page 7 of 28



HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and $\overline{\text{BW}_\chi}$) are asserted active to conduct a write to the desired byte(s). ADSC triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQ_\chi is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1444AV33/CY7C1445AV33 is a common I/O device, the output enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ $_X$ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ $_X$ are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1444AV33/CY7C1445AV33 provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	100	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns

Document Number: 38-05352 Rev. *G Page 8 of 28



Truth Table^[2, 3, 4, 5, 6, 7]

Operation	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L-H	Tri-state
Deselect cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-state
Deselect cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-state
Deselect cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tri-state
Deselect cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L-H	Tri-state
Sleep mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Χ	Χ	Tri-state
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-state
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L-H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-state
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tri-state
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-state
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-state
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-state
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
3. WRITE = L when any one or more byte write enable signals and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.

4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

Ine DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 CE₁, CE₂, and CE₃ are available only in the TQFP package. BGA package has only 2 chip selects CE₁ and CE₂.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Partial Truth Table for Read/Write^[8, 9]

Function (CY7C1444AV33)	GW	BWE	BW _D	BW _C	BW _B	\overline{BW}_A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

Truth Table for Read/Write^[8, 9]

Function (CY7C1445AV33)	GW	BWE	BW _B	BW _A
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write byte A – (DQ _A and DQP _A)	Н	L	Н	L
Write byte B – (DQ _B and DQP _B)	Н	L	L	Н
Write all bytes	Н	L	L	L
Write all bytes	L	Х	Х	Х

Notes

8. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

9. Table only lists a partial listing of the byte write combinations. Any Combination of BW_X is valid Appropriate write will be done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1444AV33/CY7C1445AV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with the 1149.1 IEEE Standard 1149.1. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1444AV33/CY7C1445AV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

Page 11 of 28



When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit# 89 (for 165-ball FBGA packages). When this scan cell, called the



"extest output bus tri-state", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a high Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value

loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing



TAP AC Switching Characteristics

Over the Operating Range^[10,11]

Parameter	Description	Min	Max	Unit
Clock				
t _{TCYC}	TCK clock cycle time	50	_	ns
t _{TF}	TCK clock frequency	-	20	MHz
t _{TH}	TCK clock HIGH time	20	_	ns
t _{TL}	TCK clock LOW time	20	-	ns
Output Tim	es	<u>.</u>		
t _{TDOV}	TCK clock LOW to TDO valid	-	10	ns
t _{TDOX}	TCK clock LOW to TDO invalid	0	-	ns
Set-up Time	98	<u>.</u>		
t _{TMSS}	TMS set-up to TCK clock rise	5	_	ns
t _{TDIS}	TDI set-up to TCK clock rise	5	-	ns
t _{CS}	Capture set-up to TCK rise	5	-	ns
Hold Times			•	•
t _{TMSH}	TMS hold after TCK clock rise	5	_	ns
t _{TDIH}	TDI hold after clock rise	5	_	ns
t _{CH}	Capture hold after clock rise	5	_	ns

Notes

 $^{10.\,}t_{CS}$ and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.


^{11.} Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.



3.3 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25V

2.5 V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.135 V to 3.6 V unless otherwise noted)^[12]

Parameter	Description	Test	Conditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	I_{OH} = -4.0 mA, V_{DE}	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{ V}$		-	V
		I_{OH} = -1.0 mA, V_{DE}	_{OQ} = 2.5 V	2.0	-	V
V _{OH2}	Output HIGH voltage	I _{OH} = –100 μA	V _{DDQ} = 3.3 V	2.9	-	V
			V _{DDQ} = 2.5 V	2.1	-	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA, V _{DDQ} = 3.3 V		-	0.4	V
		I_{OL} = 1.0 mA, V_{DDO}	I _{OL} = 1.0 mA, V _{DDQ} = 2.5 V		0.4	V
V _{OL2}	Output LOW voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	-	0.2	V
			$V_{DDQ} = 2.5 V$	_	0.2	V
V _{IH}	Input HIGH voltage	V _{DDQ} = 3.3 V	<u> </u>	2.0	V _{DD} + 0.3	V
		V _{DDQ} = 2.5 V		1.7	V _{DD} + 0.3	V
V_{IL}	Input LOW voltage	V _{DDQ} = 3.3 V	V _{DDQ} = 3.3 V		0.7	V
		V _{DDQ} = 2.5 V		-0.3	0.7	V
I _X	Input load current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μΑ

Note

^{12.} All voltages referenced to V_{SS} (GND).



Identification Register Definitions

Instruction Field	CY7C1444AV33	CY7C1445AV33	Y7C1445AV33 Description	
Revision number (31:29)	000	000	Describes the version number.	
Device depth (28:24) ^[13]	01011	01011	Reserved for Internal Use	
Architecture/memory type (23:18)	000110	000110	Defines memory type and architecture	
Bus width/density(17:12)	100111	010111	Defines width and density	
Cypress JEDEC ID code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.	
ID register presence indicator (0)	1	1	Indicates the presence of an ID register.	

Scan Register Sizes

Register Name	Bit Size (× 18)	Bit Size (× 36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary scan order (165-ball FBGA package)	89	89

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Note
13. Bit #24 is "1" in the ID Register Definitions for both 2.5 V and 3.3 V versions of this device.

[+] Feedback



165-ball FBGA Boundary Scan Order^[14,15]

CY7C1444AV33 (1 M × 36), CY7C1445AV33 (2 M × 18)

Bit #	Ball ID	Bit #	Ball ID	Bit#	Ball ID	Bit #	Ball ID
1	N6	26	E11	51	A3	76	N1
2	N7	27	D11	52	A2	77	N2
3	N10	28	G10	53	B2	78	P1
4	P11	29	F10	54	C2	79	R1
5	P8	30	E10	55	B1	80	R2
6	R8	31	D10	56	A1	81	P3
7	R9	32	C11	57	C1	82	R3
8	P9	33	A11	58	D1	83	P2
9	P10	34	B11	59	E1	84	R4
10	R10	35	A10	60	F1	85	P4
11	R11	36	B10	61	G1	86	N5
12	H11	37	A9	62	D2	87	P6
13	N11	38	B9	63	E2	88	R6
14	M11	39	C10	64	F2	89	Internal
15	L11	40	A8	65	G2		
16	K11	41	B8	66	H1		
17	J11	42	A7	67	H3		
18	M10	43	B7	68	J1		
19	L10	44	B6	69	K1		
20	K10	45	A6	70	L1		
21	J10	46	B5	71	M1		
22	H9	47	A5	72	J2		
23	H10	48	A4	73	K2		
24	G11	49	B4	74	L2		
25	F11	50	В3	75	M2		

^{14.} Balls which are NC (No Connect) are pre-set LOW. 15. Bit# 89 is pre-set HIGH.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature–65 °C to +150 °C

Supply voltage on V_{DDQ} relative to GND...... -0.5~V to $+V_{DD}$ DC voltage applied to outputs

in tri-state–0.5 V to V_{DDQ} + 0.5 V

DC input voltage	–0.5 V to V _{DD} + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage(per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0 °C to +70 °C		2.5 V – 5%
Industrial	–40 °C to +85 °C	+ 10%	to V _{DD}

Electrical Characteristics

Over the Operating Range [16, 17]

Parameter	Description	Test Conditio	ns	Min	Max	Unit
V_{DD}	Power supply voltage			3.135	3.6	V
V_{DDQ}	I/O supply voltage	for 3.3 V I/O		3.135	V_{DD}	V
		for 2.5V I/O		2.375	2.625	V
V _{OH}	Output HIGH voltage	for 3.3 V I/O, I _{OH} = -4.0 mA		2.4	_	V
		for 2.5 V I/O,I _{OH} = –1.0 mA		2.0	_	V
V _{OL}	Output LOW voltage	for 3.3 V I/O, I _{OL} = 8.0 mA		_	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA		-	0.4	V
V _{IH}	Input HIGH voltage[16]	for 3.3 V I/O		2.0	V _{DD} + 0.3V	V
		for 2.5 V I/O		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW voltage ^[16]	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
Input leakage current except ZZ and MODE		$GND \le V_I \le V_{DDQ}$		– 5	5	μΑ
Inp	Input current of MODE	Input = V _{SS}		-30	_	μΑ
		Input = V _{DD}	-	5	μΑ	
	Input current of ZZ	Input = V _{SS}	-5	-	μΑ	
		Input = V _{DD}		_	30	μΑ
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ_i}$ output disabled		- 5	5	μΑ
I _{DD}	V _{DD} operating supply current		4-ns cycle, 250 MHz	-	475	mA
		$f = f_{MAX} = 1/t_{CYC}$	5-ns cycle, 200 MHz	_	425	mA
			6-ns cycle, 167 MHz	-	375	mA
I _{SB1}	Automatic CE power-down current—TTL inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ $f = f_{MAX} = 1/t_{CYC}$	All speeds	-	225	mA
I _{SB2}	Automatic CE power-down current—CMOS inputs	V_{DD} = Max, device deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$, f = 0	All speeds	_	120	mA
I _{SB3}	Automatic CE power-down current—CMOS inputs	V_{DD} = Max, device deselected, or $V_{IN} \le 0.3$ V or $V_{IN} \ge V_{DDQ} - 0.3$ V f = f _{MAX} = 1/t _{CYC}	All speeds	-	200	mA
I _{SB4}	Automatic CE power-down current—TTL inputs	V_{DD} = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All speeds	-	135	mA

Notes

^{16.} Overshoot: $V_{IH}(AC) < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$).

^{17.} $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD}(min)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Capacitance^[18]


Parameter	Description	Test Conditions	100 TQFP Max	165 FBGA Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	6.5	7	pF
C _{CLK}	Clock input capacitance	V _{DD} = 3.3 V V _{DDO} = 2.5 V	3	7	pF
C _{I/O}	Input/output capacitance	TODQ =10 t	5.5	6	pF

Thermal Resistance^[18]


Parameter	Description	Test Conditions	100 TQFP Package	165 FBGA Package	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures for	25.21	20.8	°C/W
ΘJC		measuring thermal impedance, per EIA/JESD51.	2.28	3.2	°C/W

AC Test Loads and Waveforms

3.3 V I/O Test Load



2.5 V I/O Test Load



Note

^{18.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics


Over the Operating Range^[19, 20]

Parameter	December the m	-250		-200		-167		11.24
	Description	Min	Max	Min	Max	Min	Max	Unit
t _{POWER}	V _{DD} (Typical) to the first access ^[21]	1	_	1	_	1	_	ms
Clock	·	•		•	•	•	•	
t _{CYC}	Clock cycle time	4.0	-	5	_	6	_	ns
t _{CH}	Clock HIGH	1.5	_	2.0	_	2.4	_	ns
t _{CL}	Clock LOW	1.5	_	2.0	_	2.4	_	ns
Output Times	<u> </u>	•	•	•	•	•	•	
t _{co}	Data output valid after CLK rise	_	2.6	_	3.2	_	3.4	ns
t _{DOH}	Data output hold after CLK rise	1.0	_	1.5	_	1.5	_	ns
t _{CLZ}	Clock to low Z ^[22, 23, 24]	1.0	_	1.3	_	1.5	_	ns
t _{CHZ}	Clock to high Z ^[22, 23, 24]	_	2.6	_	3.0	_	3.4	ns
t _{OEV}	OE LOW to output valid		2.6	_	3.0	_	3.4	ns
t _{OELZ}	OE LOW to output low Z ^[22, 23, 24]		_	0	_	0	_	ns
t _{OEHZ}	OE HIGH to output high Z ^[22, 23, 24]		2.6	_	3.0	_	3.4	ns
Set-up Times	; ;							
t _{AS}	Address set-up before CLK rise	1.2	-	1.4	_	1.5	_	ns
t _{ADS}	ADSC, ADSP set-up before CLK rise		_	1.4	_	1.5	_	ns
t _{ADVS}	ADV set-up before CLK rise		_	1.4	_	1.5	_	ns
t _{WES}	GW, BWE, BW _X set-up before CLK rise	1.2	_	1.4	_	1.5	_	ns
t _{DS}	Data input set-up before CLK rise	1.2	_	1.4	_	1.5	_	ns
t _{CES}	Chip enable set-up before CLK rise	1.2	_	1.4	_	1.5	_	ns
Hold Times								
t _{AH}	Address hold after CLK rise		-	0.4	_	0.5	_	ns
t _{ADH}	ADSP, ADSC hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t _{ADVH}	ADV hold after CLK rise		_	0.4	_	0.5	_	ns
t _{WEH}	GW, BWE, BW _X hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t _{DH}	Data input hold after CLK rise	0.3	_	0.4	_	0.5	_	ns
t _{CEH}	Chip enable hold after CLK rise	0.3	_	0.4	_	0.5	_	ns

- 19. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.
 20. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
 21. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially before a read or write operation can be initiated.
- 22. t_{CHZ}, t_{CLZ}, t_{CLZ}, t_{CLZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
 23. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
- 24. This parameter is sampled and not 100% tested.




Read Cycle Timing^[25]



Note
25. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Write Cycle Timing^[26, 27]




Notes

26. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 27. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and \overline{BW}_X LOW.





Read/Write Cycle Timing^[28, 29, 30]



^{28.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 29. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by ADSP or ADSC. 30. GW is HIGH.







31. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.

32. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com/products or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at t https://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1444AV33-167AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial


Ordering Code Definitions





Package Diagram

100 Lead Thin Plastic Quad Flatpack 14 X 20 X 1.4mm



1.00 REF.



Acronyms

Acronym	Description		
CE	chip enable		
CEN	clock enable		
FPBGA	fine-pitch ball grid array		
I/O	input/output		
JTAG	Joint Test Action Group		
NoBL	No Bus Latency		
OE	output enable		
SRAM	static random access memory		
TCK	test clock		
TMS	test mode select		
TDI	test data-in		
TDO	test data-out		
TQFP	thin quad flat pack		
WE	write enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure		
ns	nano seconds		
V	Volts		
μA	micro Amperes		
mA	milli Amperes		
ms	milli seconds		
MHz	Mega Hertz		
pF	pico Farad		
W	Watts		
°C	degree Celcius		



Document History Page

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	124419	03/04/03	CGM	New data sheet
*A	254910	See ECN	SYT	Part number changed from previous revision. New and old part number differ by the letter "A" Modified Functional Block diagrams Modified switching waveforms Added boundary scan information Added footnote #13 (32-Bit Vendor I.D Code changed) Added I _{DD} , I _X and I _{SB} values in DC Electrical Characteristics Added t _{POWER} specifications in Switching Characteristics table Removed 119 PBGA package Changed 165 FBGA package from BB165 (15 x 17 x 1.20 mm) to BB165C (15 x 17 x 1.40 mm)
*B	303533	See ECN	SYT	Changed the test condition from V_{DD} = Min. to V_{DD} = Max for V_{OL} in the Electrical Characteristics table Replaced Θ_{JA} and Θ_{JC} from TBD to respective Thermal Values for Al Packages on the Thermal Resistance Table Changed I_{DD} from 450, 400 & 350 mA to 475, 425 & 375 mA for 250, 200 and 167 Mhz respectively Changed I_{SB1} from 190, 180 and 170 mA to 225 mA for 250, 200 and 167 Mhz respectively Changed I_{SB2} from 80 mA to 100 mA for all frequencies Changed I_{SB3} from 180, 170 & 160 mA to 200 mA for 250, 200 and 167 MHz respectively Changed I_{SB4} from 100 mA to 110 mA for all frequencies Changed I_{SB4} from 100 mA to 110 mA for all frequencies Changed I_{CLK} and I_{CLK} and I_{CLK} and I_{CLK} and I_{CLK} and I_{CLK} and I_{CLK} from 1.3 ns to 1.5 ns for 200 MHz Speed Bin Added lead-free information for 100-pin TQFP and 165 FBGA package
*C	331778	See ECN	SYT	Modified Address Expansion balls in the pinouts for 165 FBGA Package as per JEDEC standards and updated the Pin Definitions accordingly Modified V_{OL} , V_{OH} test conditions Changed C_{IN} , C_{CLK} and $C_{I/O}$ to 7, 7and 6 pF from 5, 5 and 7 pF for 165 FBGA Package Added Industrial Temperature Grades Changed I_{SB2} and I_{SB4} from 100 and 110 mA to 120 and 135 mA respectively Updated the Ordering Information by Shading and Unshading MPNs as per availability
*D	417509	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 7 from "3901 North First Street" to "198 Champion Court" Changed I_X current value in MODE from $-5\ \&\ 30\ \mu\text{A}$ to $-30\ \&\ 5\ \mu\text{A}$ respectively and also Changed I_X current value in ZZ from $-30\ \&\ 5\ \mu\text{A}$ to $-5\ \&\ 30\ \mu\text{A}$ respectively on page# 16 Modified test condition from $V_{IH} \le V_{DD}$ to $V_{IH} < V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B

Document Number: 38-05352 Rev. *G



	Document Title: CY7C1444AV33/CY7C1445AV33 36-Mbit (1 M × 36/2 M × 18) Pipelined DCD Sync SRAM Document Number: 38-05352						
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change			
*E	473229	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V_{DDQ} Relative to GND Changed t_{TH} , t_{TL} from 25 ns to 20 ns and t_{TDOV} from 5 ns to 10 ns in TAP AC Switching Characteristics table Updated the Ordering Information table.			
*F	2898663	03/24/2010	NJY	Removed inactive parts from Ordering Information table. Updated package diagram.			
*G	3042209	09/29/2010	NJY	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.			

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

PSoC

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc Cypress.com/go/memory cypress.com/go/memory cypress.com/go/image

Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2003-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05352 Rev. *G Revised September 29, 2010

cypress.com/go/psoc

Page 28 of 28