SBOS277F - JUNE 2004 - REVISED DECEMBER 2007

# 18-V SUPPLY MULTI-CHANNEL GAMMA CORRECTION BUFFER

## **FEATURES**

Wide Supply Range: 4.5 V to 18 V

• Gamma Correction Channels: 10, 6, and 4

Integrated V<sub>COM</sub> Buffer

Excellent Output Current Drive:

- Gamma Channels:

> 30 mA at 0.5 V Swing to Rails(1)

- V<sub>COM</sub>:

> 100 mA typ at 2 V Swing to Rails(1)

Large Capacitive Load Drive Capability

Rail-to-Rail Output


■ PowerPAD™ Package

• Low-Power/Channel: < 500 μA

 High ESD Rating: 8 kV HBM, 2 kV CDM, 300 V MM

Specified for -25°C to +85°C

(1) See Typical Characteristic curves for details.



## DESCRIPTION

The BUFxx704 are a series of multi-channel buffers targeted towards gamma correction in high-resolution LCD panels. They are pin-compatible with the existing BUFxx702 and BUFxx703 families and operate at higher supply voltages up to 18 V (19 V absolute max). The higher supply voltage enables faster response times and brighter images in large-screen LCD panels. This is especially important in LCD TV applications.

The number of gamma correction channels required depends on a variety of factors and differs greatly from design to design. Therefore, 10, 6, and 4 channel options are offered. For additional space and cost savings, a V<sub>COM</sub> channel with > 100mA drive capability is integrated into the BUF11704, BUF07704, and BUF05704.

The BUF11704, BUF07704, BUF06704, and BUF05704 are available in the TSSOP-28, TSSOP-20, TSSOP-16, and TSSOP-14 PowerPAD packages for dramatically increased power dissipation capability. This way, a large number of channels can be handled safely in one package.

A flow-through pinout has been adopted to allow simple PCB routing and maintain the cost-effectiveness of this solution. All inputs and outputs of the BUFxx704 incorporate internal ESD protection circuits that prevent functional failures at voltages up to 8 kV (HBM), 2 kV (CDM), and 300 V (MM).

MODEL	GAMMA CHANNELS	V <sub>COM</sub> CHANNELS
BUF11704	10	1
BUF07704	6	1
BUF06704	6	0
BUF05704	4	1

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.





## **ABSOLUTE MAXIMUM RATINGS(1)**

Over operating free-air temperature range unless otherwise noted

PARAMETERS	BUFxx704	UNIT
Supply Voltage, V <sub>DD</sub> (2)	19	V
Input Voltage Range, V <sub>I</sub>	±V <sub>DD</sub>	
Continuous Total Power Dissipation	See Dissipation	Rating Table
Operating Free-Air Temperature Range, TA	-25 to 85	°C
Maximum Junction Temperature, T <sub>J</sub>	125	°C
Storage Temperature Range, T <sub>STG</sub>	-65 to 150	°C
Lead Temperature 1.6mm (1/16 inch) from Case for 10s	260	°C
ESD Rating:		
Human Body Model (HBM)	8	kV
Charged-Device Model (CDM)	2	kV
Machine Model (MM)	300	V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE MARKING
BUF05704	TSSOP-14	BUF05704
BUF06704	TSSOP-16	BUF06704
BUF07704	TSSOP-20	BUF07704
BUF11704	TSSOP-28	BUF11704

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

### **DISSIPATION RATING TABLE**

PACKAGE TYPE	PACKAGE DESIGNATOR	θJC <sup>(1)</sup> (°C/W)	<sub>∂JA</sub> (1) (°C/W)	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING
TSSOP-28	PWP (28)	0.72	27.9	3.58 W
TSSOP-20	PWP (20)	1.40	32.63	3.06 W
TSSOP-16	PWP (16)	2.07	36.51	2.74
TSSOP-14	PWP (14)	2.07	37.47	2.67

<sup>(1)</sup> PowerPAD attached to PCB, 0 lfm airflow, and 76mm x 76mm copper area.


## **RECOMMENDED OPERATING CONDITIONS**


	MIN	NOM MAX	UNIT
Supply Voltage, V <sub>DD</sub>	7	18	V
Operating Free-Air Temperature, T <sub>A</sub>	-25	+85	°C


<sup>(2)</sup> All voltage values are with respect to GND.



## **EQUIVALENT SCHEMATICS OF INPUTS AND OUTPUTS**







### **ELECTRICAL CHARACTERISTICS: BUFxx704**

Over operating free-air temperature range,  $V_{DD} = 18 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

	PARAMETER	₹	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT	
		0		25°C		-1	20		
.,	Lancet affact coult and	Gamma buffers		Full range(1)			20		
VIO	Input offset voltage	V	V <sub>I</sub> = 9V	25°C		-1	30	mV	
		VCOM		Full range(1)			30		
	Lancet Island assumed		N N 10	25°C		1		4	
IB	Input bias current		$V_I = V_{DD}/2$	Full range <sup>(1)</sup>		200		pA	
DODD			V 45.V (- 40.V	25°C	62	80		j	
PSRR	Power-Supply Rejecti	on Ratio	$V_{DD} = 4.5 \text{ V to } 19 \text{ V}$	Full range(1)	60			dB	
	Buffer gain		V <sub>I</sub> = 5 V	25°C		0.9995		V/V	
BW_3dB	3dB bandwidth	Gamma buffers VCOM buffer	$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$	25°C		1 0.6		MHz	
SR	Slew rate	Gamma buffers VCOM buffer	$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$ $V_{IN} = 2 \text{ V to } 16 \text{ V}$	25°C	1.6 4.6			V/μs	
(4)	Crosstalk		$V_{IP-P} = 6 \text{ V, } f = 1 \text{ kHz}$	25°C		85		dB	

<sup>(1)</sup> Full range is -25°C to 85°C.



	PARAME	TER	TEST CONDITIONS	T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT
la a	Supply current	ALL	$V_O = V_{DD}/2$	25°C		5	9.0	mA
lDD	Supply current	ALL	No Load	Full range			9.0	IIIA
		Buffers 1-5			1		$V_{DD}$	
Common-m	node input range	Buffers 6-10		25°C	GND	\	/ <sub>DD</sub> – 1	V
		V <sub>COM</sub> buffer			1		$V_{DD}$	
		VCOM buffer sinking	$I_{O} = 1 \text{ mA to } 100 \text{ mA},$	25°C		1	5	
		VCOM paner sinking	V <sub>IN</sub> = 2 V	Full range			5	
		VCOM buffer sourcing	$I_O = -1$ mA to $-100$ mA	25°C		1	5	
	Load regulation	VCOM panel sourcing	V <sub>IN</sub> = 16 V	Full range			5	mV/mA
	Load regulation	Buffers 1-10 sinking	$I_O = 1 \text{ mA to } 10 \text{ mA}$	25°C		1	5	111 7/111/-3
		Dullers 1-10 siriking	V <sub>IN</sub> = 1 V	Full range			5	
		Buffers 1-10 sourcing	$I_O = -1 \text{ mA to } -10 \text{ mA}$	25°C		1	5	
		Dullers 1-10 sourcing	V <sub>IN</sub> = 17 V	Full range			5	
VOH1-5		Buffers 1-5	V <sub>IN</sub> = 18 V ISOURCE = 10 mA	25°C	17.85	17.9		V
Valla	High-level output voltage	output Buffers 6-10	V <sub>IN</sub> = 17 V I <sub>SINK</sub> = 10 mA	- 25°C		17	17.15	V
VOH6-10		Dullers 6-10	V <sub>IN</sub> = 17 V ISOURCE = 10 mA	25 C	16.85	17		
V		Buffers 1-5	V <sub>IN</sub> = 1 V I <sub>SINK</sub> = 10 mA	- 25°C		1.0	1.15	V
VOL1-5	Low-level output voltage	bullers 1-5	V <sub>IN</sub> = 1 V ISOURCE = 10 mA	25*0	0.85	1.0		
VOL6-10		Buffers 6-10	V <sub>IN</sub> = 0 V I <sub>SINK</sub> = 10 mA	25°C		0	0.15	V
V	High-level output	Va a sa buffar	V <sub>IN</sub> = 16 V I <sub>SINK</sub> = 100 mA	25°C		16	16.15	V
VOHCOM	voltage	V <sub>COM</sub> buffer	V <sub>IN</sub> = 16 V ISOURCE = 100 mA	25 0	15.85	16		v
Valant	Low-level output	\/	V <sub>IN</sub> = 2 V I <sub>SINK</sub> = 100 mA	2500		2	2.15	
VOLCOM	voltage	V <sub>COM</sub> buffer	V <sub>IN</sub> = 2 V ISOURCE = 100 mA	25°C	1.85	2		V

<sup>(1)</sup> Full range is –25°C to 85°C.



	PARAME	TER	TEST CONDITIONS	T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT		
Inn	Supply current	ALL	$V_O = V_{DD}/2$	25°C		5	7.5	mA		
lDD	Supply current	ALL	No Load	Full range			7.5	IIIA		
		Buffers 1-3			1		$V_{DD}$			
Common-m	node input range	Buffers 4-6		25°C	GND	١	/ <sub>DD</sub> – 1	V		
		V <sub>COM</sub> buffer			1		$V_{DD}$			
		VCOM buffer sinking	$I_O = 1 \text{ mA to } 100 \text{ mA}$	25°C		1	5			
		ACOM panel surking	V <sub>IN</sub> = 2 V	Full range			5			
		V <sub>COM</sub> buffer sourcing	$I_{O} = -1 \text{ mA to } -100 \text{ mA}$	25°C		1	5			
	Load regulation	VCOM panel sourcing	V <sub>IN</sub> = 16 V	Full range			5	mV/mA		
	Load regulation	Buffers 1-6 sinking	$I_O = 1 \text{ mA to } 10 \text{ mA}$	25°C		1	5	1117/111/		
		Dullers 1-0 sirking	V <sub>IN</sub> = 1 V	Full range			5			
		Buffers 1-6 sourcing	$I_O = -1 \text{ mA to } -10 \text{ mA}$	25°C		1	5			
		Bullers 1-0 Sourcing	V <sub>IN</sub> = 17 V	Full range			5			
V <sub>OH1-3</sub>		Buffers 1-3	V <sub>IN</sub> = 18 V ISOURCE = 10 mA	25°C	17.85	17.9		V		
V	High-level output voltage	High-level output voltage	High-level output voltage	Buffers 4-6	V <sub>IN</sub> = 17 V I <sub>SINK</sub> = 10 mA	25°C		17	17.15	V
VOH4-6		bullets 4-0	V <sub>IN</sub> = 17 V ISOURCE = 10 mA	25 C	16.85	17				
\/a		Buffers 1-3	V <sub>IN</sub> = 1 V I <sub>SINK</sub> = 10 mA	2500		1.0	1.15	V		
VOL1-3	Low-level output voltage	bullers 1-3	V <sub>IN</sub> = 1 V ISOURCE = 10 mA	— 25°C	0.85	1.0		V		
V <sub>OL4-6</sub>		Buffers 4-6	V <sub>IN</sub> = 0 V I <sub>SINK</sub> = 10 mA	25°C		0	0.15	V		
V	High-level output	Va a s huffar	V <sub>IN</sub> = 16 V I <sub>SINK</sub> = 100 mA	25°C		16	16.15	V		
VOHCOM	voltage	V <sub>COM</sub> buffer	V <sub>IN</sub> = 16 V ISOURCE = 100 mA	25.0	15.85	16				
	Low-level output	\\\h.#6	V <sub>IN</sub> = 2 V I <sub>SINK</sub> = 100 mA	2520		2	2.15	.,		
VOLCOM	voltage	VCOM buffer	V <sub>IN</sub> = 2 V ISOURCE = 100 mA	25°C	1.85	2		V		

<sup>(1)</sup> Full range is -25°C to 85°C.





	PARAME	TER	TEST CONDITIONS	T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT
Inn	Supply current	ALL	$V_O = V_{DD}/2$	25°C		5	7.5	mA
IDD	Зарріу сапені	ALL	No Load	Full range			7.5	ША
Common	mada innut ranga	Buffers 1-3		25°C	1		$V_{DD}$	V
Common-i	mode input range	Buffers 4-6		25 C	GND	\	/ <sub>DD</sub> – 1	V
		Buffers 1-6 sinking	I <sub>O</sub> = 1 mA to 10 mA	25°C		1	5	
	Load regulation	bullers 1-0 siriking	V <sub>IN</sub> = 1 V	Full range			5	mV/mA
Load regulation		Buffers 1-6 sourcing	$I_O = -1 \text{ mA to } -10 \text{ mA}$	25°C		1	5	IIIV/IIIA
		Bullers 1-0 Sourcing	V <sub>IN</sub> = 17 V	Full range			5	
VOH1-3		Buffers 1-3	V <sub>IN</sub> = 18 V ISOURCE = 10 mA	25°C	17.85	17.9		V
	High-level output voltage	D. #	V <sub>IN</sub> = 17 V I <sub>SINK</sub> = 10 mA	0500		17	17.15	
VOH4-6		Buffers 4-6	V <sub>IN</sub> = 17 V ISOURCE = 10 mA	— 25°C	16.85	17		V
Vol.		Buffers 1-3	V <sub>IN</sub> = 1 V I <sub>SINK</sub> = 10 mA	25°C		1.0	1.15	V
V <sub>OL1-3</sub>	Low-level output voltage	Dullers 1-3	V <sub>IN</sub> = 1 V ISOURCE = 10 mA	25 C	0.85	1.0		
VOL4-6		Buffers 4-6	V <sub>IN</sub> = 0 V I <sub>SINK</sub> = 10 mA	25°C		0	0.15	V

<sup>(1)</sup> Full range is –25°C to 85°C.




	PARAME	TER	TEST CONDITIONS	T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT
Inn	Supply current	ALL	$V_O = V_{DD}/2$	25°C		5	7.5	mA
IDD	Supply current	ALL	No Load	Full range			7.5	IIIA
		Buffers 1-2			1		$V_{DD}$	
Common-m	node input range	Buffers 3-4		25°C	GND	\	/ <sub>DD</sub> – 1	V
		V <sub>COM</sub> buffer			1		$V_{DD}$	
		VCOM buffer sinking	$I_O = 1 \text{ mA to } 100 \text{ mA}$	25°C		1	5	
		ACOM panel surking	V <sub>IN</sub> = 2 V	Full range			5	
		VCOM buffer sourcing	$I_{O} = -1 \text{ mA to } -100 \text{ mA}$	25°C		1	5	
	Load regulation	VCOM panel sourcing	V <sub>IN</sub> = 16 V	Full range			5	mV/mA
	Load regulation	Buffers 1-4 sinking	$I_O = 1 \text{ mA to } 10 \text{ mA}$	25°C		1	5	1110/111/
		Dullers 1-4 Siriking	V <sub>IN</sub> = 1 V	Full range			5	
		Buffers 1-4 sourcing	$I_O = -1 \text{ mA to } -10 \text{ mA}$	25°C		1	5	
		Bullers 1-4 Sourcing	V <sub>IN</sub> = 17 V	Full range			5	
V <sub>OH1-3</sub>		Buffers 1-2	V <sub>IN</sub> = 18 V ISOURCE = 10 mA	25°C	17.85	17.9		V
Value	High-level output voltage	Buffers 3-4	V <sub>IN</sub> = 17 V I <sub>SINK</sub> = 10 mA	25°C		17	17.15	V
VOH4-6		bullers 3-4	V <sub>IN</sub> = 17 V ISOURCE = 10 mA	25.0	16.85	17		V
V		Buffers 1-2	V <sub>IN</sub> = 1 V I <sub>SINK</sub> = 10 mA	25°C		1.0	1.15	V
VOL1-3	Low-level output voltage	bullers 1-2	V <sub>IN</sub> = 1 V ISOURCE = 10 mA	25*0	0.85	1.0		V
V <sub>OL4-6</sub>		Buffers 3-4	V <sub>IN</sub> = 0 V I <sub>SINK</sub> = 10 mA	25°C		0	0.15	V
V	High-level output	No on buffer	V <sub>IN</sub> = 16 V I <sub>SINK</sub> = 100 mA	2500		16	16.15	V
VOНСОМ	voltage	VCOM buffer	V <sub>IN</sub> = 16 V ISOURCE = 100 mA	25°C	15.85	16		
	Low-level output	V hoffer	V <sub>IN</sub> = 2 V ISINK = 100 mA	0500		2	2.15	
VOLCOM	voltage	V <sub>COM</sub> buffer	V <sub>IN</sub> = 2 V ISOURCE = 100 mA	25°C	1.85	2		V


<sup>(1)</sup> Full range is -25°C to 85°C.




#### **BUF11704 Pin Configuration**




#### **BUF06704 Pin Configuration**



#### **BUF07704 Pin Configuration**




#### **BUF05704 Pin Configuration**





### **DC CURVES**






Figure 1




Figure 2




Figure 3




Figure 4




Figure 5

Figure 6



## **DC CURVES (continued)**




Figure 7




Figure 9




Figure 11




Figure 8




Figure 10





Figure 12



## **AC CURVES**








Figure 13 Figure 14



### SMALL- AND LARGE-SIGNAL WAVEFORM CURVES



t - Time - 500 ns/div



t - Time - 500 ns/div

Figure 15




Figure 16




Figure 17




Figure 18




Figure 19 Figure 20



## **APPLICATION INFORMATION**

The requirements on the number of gamma correction channels vary greatly from panel to panel. Therefore, the BUFxx704 series of gamma correction buffers offer different channel combinations. The BUF11704 offers 10 gamma channels plus one  $V_{COM}$  channel, whereas the BUF07704 provides six gamma channels plus one  $V_{COM}$ . The  $V_{COM}$  channel on both models can be used to drive the  $V_{COM}$  node on the LCD panel.

Gamma correction voltages are often generated using a simple resistor ladder, as shown in Figure 21. The BUFxx704 buffers the various nodes on the gamma correction resistor ladder. The low output impedance of the BUFxx704 forces the external gamma correction voltage on the respective reference node of the LCD source driver. Figure 21 shows an example of the BUFxx704 in a typical block diagram driving an LCD source driver with 10- or 6-channel gamma correction reference inputs.




Figure 21. LCD Source Driver Typical Block Diagram



### **ESD RATINGS**

The BUFxx704 has excellent ESD performance: 8 kV HBM; 2 kV CDM; and 300 V MM. These ESD ratings allow for increased manufacturability, fewer production failures, and higher reliability.

#### **INPUT VOLTAGE RANGE GAMMA BUFFERS**

Figure 22 shows a typical gamma correction curve with 10 gamma correction reference points (GMA1 through GMA10). As can be seen from this curve, the voltage requirements for each buffer vary greatly. The swing capability of the input stages of the various buffers is carefully matched to the application. Using the example of the BUF11704 with 10 gamma correction channels, buffers 1 to 5 have input stages that include V<sub>DD</sub>, but will only swing within 1 V to GND. Buffers 1 through 5 have only a single NMOS input stage. Buffers 6 through 10 have only a single PMOS input stage. The input range of the PMOS input stage includes GND.




Figure 22. Gamma Correction Curve

#### **OUTPUT VOLTAGE SWING GAMMA BUFFERS**

The output stages have been designed to match the characteristic of the input stage. Once again, using the example of the BUF11704, this means that the output stage of buffers 1 to 5 swing very close to  $V_{DD}$ , typically  $V_{CC}$  – 100 mV at 10 mA; its ability to swing to GND is limited. Buffers 6 through 10 swing closer to GND than  $V_{DD}$ . Buffers 6 to 10 are designed to swing very close to GND; typically, GND + 100 mV at a 10 mA load current. See the *Typical Characteristics* for more details. This approach significantly reduces the silicon area and cost of the whole solution. However, due to

this architecture, the correct buffer needs to be connected to the correct gamma correction voltage. Connect buffer 1 to the gamma voltage closest to V<sub>DD</sub>, and buffers 2 through 5 to the following voltages. Buffer 10 should be connected to the gamma correction voltage closest to GND (or the negative rail), and buffers 9 through 6 to the following higher voltages.

## COMMON BUFFER (V<sub>COM</sub>)

The common buffer output of the BUFxx704 has a greater output drive capability than the gamma buffers to meet the heavier current demands of driving the common node of the LCD panel. The common buffer output was also designed to drive heavier capacitive loads. Excellent output swing is possible with high currents ( > 100 mA), as shown in Figure 23.




Figure 23. V<sub>COM</sub> Output Drive Capability

## **CAPACITIVE LOAD DRIVE**

The BUFxx704 has been designed to be able to sink/source large dc currents. Its output stage has been designed to deliver output current transients with little disturbance of the output voltage. However, there are times when very fast current pulses are required. Therefore, in LCD source driver buffer applications, it is quite normal for capacitors to be placed at the outputs of the reference buffers. These capacitors improve the transient load regulation and will typically vary from 100 pF and more. The BUFxx704 gamma buffers were designed to drive capacitances in excess of 100 pF. The output is able to swing within 150 mV of the rails on 10 mA of output current; see Figure 24.






Figure 24. Gamma Buffer Drive Capability

## **APPLICATIONS WITH >10 GAMMA CHANNELS**

When a greater number of gamma correction channels are required, two or more BUFxx704 devices can be used in parallel, as shown in Figure 25. This capability provides a cost-effective way of creating more reference voltages over the use of quad-channel op amps or buffers. The suggested configuration in Figure 25 simplifies layout. The various different channel versions provide a high degree of flexibility and also minimize total cost and space.




Figure 25. Creating > 10 Gamma Voltage Channels

## MULTIPLE V<sub>COM</sub> CHANNELS

In some LCD panels, more than one  $V_{COM}$  driver is required for best panel performance. Figure 26 uses three BUF07704s to create a total of 18 gamma-correction and three  $V_{COM}$  channels. This solution saves considerable space and cost over the more conventional approach of using five or six quad-channel buffers or op amps.




Figure 26. 18-Channel Application with Three Integrated V<sub>COM</sub> Channels



Table 1. How to Combine for > 10 Channels

	BUF05704	BUF06704	BUF07704	BUF11704
12ch		2	-	_
12ch + V <sub>COM</sub>	_	1	1	_
14ch + V <sub>COM</sub>	1	_	_	1
16ch + V <sub>COM</sub>	_	1	_	1
18ch + V <sub>COM</sub>	_	_	_	2
20ch + V <sub>COM</sub>	_	_	_	2

#### COMPLETE LCD SOLUTION FROM TI

In addition to the BUFxx704 line of gamma correction buffers, TI offers a complete set of ICs for the LCD panel market, including source and gate drivers, timing controllers, various power-supply solutions, and audio power solutions. Figure 27 shows the total IC solution from TI.

## AUDIO POWER AMPLIFIER FOR TV SPEAKERS

The TPA3005D2 is a 6 W (per channel) stereo audio amplifier specifically targeted towards LCD monitors and TVs. It offers highly efficient, filter-free Class-D operation for driving bridge-tied stereo speakers. The TPA3005D2 is designed to drive stereo speakers as low as 8  $\Omega$  without an output filter. The high efficiency of the TPA3005D2 eliminates the need for external heatsinks when playing music. The TPA3008D2 is similar to the

TPA3005D2, but is capable of 8 W of output power. Texas Instruments offers a full line of linear and switch-mode audio power amplifiers. For more information, visit www.ti.com. For excellent audio performance, TI recommends the OPA364 (SBOS259) or OPA353 (SBOS103) as headphone drivers.

## INTEGRATED DC/DC CONVERTERS FOR LCD PANELS: TPS65100 and TPS65140

The TPS65100 and TPS65140 offer a very compact and small power supply solution to provide all three power-supply voltages required by TFT (thin film transistor) LCD displays. Additionally the devices have an integrated V<sub>COM</sub> buffer. The auxiliary linear regulator controller can be used to generate the 3.3 V logic power rail for systems powered by a 5 V supply rail only. The main output can power the LCD source drivers as well as the BUFxx704. An integrated adjustable charge pump doubler/tripler provides the positive LCD gate drive voltage. An externally adjustable negative charge pump provides the negative gate drive voltage. The TPS65100 has an integrated V<sub>COM</sub> buffer to power the LCD backplane. A version of the BUFxx704 without the integrated V<sub>COM</sub> buffer could be used for minimum redundancy and lowest cost. For LCD panels powered by 5 V only, the TPS65100 has a linear regulator controller that uses an external transistor to provide a regulated 3.3 V output for the digital circuits. Contact the local sales office for more information.




Figure 27. TI LCD Solution



## GENERAL PowerPAD DESIGN CONSIDERATIONS

The BUFxx704 is available in the thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted, as shown in Figure 28(a) and (b). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package; see Figure 28(c). Due to this thermal pad having direct thermal contact with the die, excellent thermal performance is achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device. Soldering the PowerPAD to the PCB is always required, even with applications that have low power dissipation. This provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

The PowerPAD must be connected to the device's most negative supply voltage.

- 1. Prepare the PCB with a top-side etch pattern. There should be etching for the leads as well as etch for the thermal pad.
- 2. Place recommended holes in the area of the thermal pad. Ideal thermal land size and thermal via patterns (2x3 for BUF05704 PWP-14 and BUF06704 PWP-16; 2x4 for BUF07704 PWP-20; and 2x5 for BUF11704 PWP-28) can be seen in the technical brief, PowerPAD Thermally-Enhanced Package (SLMA002), available for download at www.ti.com. These holes should be 13 mils (0.33 mm) in diameter. Keep them small, so that solder wicking through the holes is not a problem during reflow.

- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the BUFxx704 IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered; thus, wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the BUFxx704 PowerPAD package should make their connection to the internal ground plane with a complete connection around the circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its six holes (BUF05704 and BUF06704), eight holes (BUF07704) or ten holes (BUF11704) exposed. The bottom-side solder mask should cover the holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- With these preparatory steps in place, the BUFxx704 IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This preparation results in a properly installed part.




Figure 28. Views of Thermally-Enhanced DGN Package



For a given  $\theta_{JA}$ , the maximum power dissipation is shown in Figure 29, and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left( \frac{\mathsf{T}_{\mathsf{MAX}} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}} \right)$$

Where:

P<sub>D</sub> = maximum power dissipation (W)

 $T_{MAX}$  = absolute maximum junction temperature (125°C)

 $T_A$  = free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$ 

 $\theta_{JC}$  = thermal coefficient from junction to case (°C/W)

 $\theta_{CA}$  = thermal coefficient from case-to-ambient air (°C/W)




Figure 29. Maximum Power Dissipation vs Free-Air Temperature



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BUF05704AIPWPR	NRND	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		BUF5704	
BUF07704AIPWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	BUF07704	Samples
BUF11704AIPWP	NRND	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	BUF11704	
BUF11704AIPWPR	NRND	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-25 to 85	BUF11704	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**


10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BUF05704AIPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
BUF07704AIPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
BUF07704AIPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
BUF11704AIPWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

7 till dillitorioriorio di o mominiar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BUF05704AIPWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0
BUF07704AIPWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
BUF07704AIPWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
BUF11704AIPWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## **TUBE**




### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
BUF11704AIPWP	PWP	HTSSOP	28	50	530	10.2	3600	3.5

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com

PWP (R-PDSO-G28)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-33/AO 01/16


## PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.


PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

## PWP (R-PDSO-G28)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4.4 x 5.0, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G14)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




## PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



4206332-2/AO 01/16

NOTE: A. All linear dimensions are in millimeters


PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

## PWP (R-PDSO-G14)

## PowerPAD™ PLASTIC SMALL OUTLINE




#### NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G14)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




## PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206332-44/AO 01/16

NOTE: A. All linear dimensions are in millimeters


🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



## PWP (R-PDSO-G14)

## PowerPAD™ PLASTIC SMALL OUTLINE




#### NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




## PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



## PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated