



D28 REVISION 1987

**MEETS IEEE STANDARD 488-1978 (GPIB)
FORMERLY DESIGNATED SN55161B**

- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-Free)
- Designed to Implement Control Bus Interface
- Designed for Single Controller
- High-Speed, Low-Power Schottky Circuitry
- Low Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device is Powered Down (VCC = 0)



SN95161B . . . FK PACKAGE (TOP VIEW)



description

The SN95161B eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, low-power Schottky device designed to meet the requirements of IEEE Standard 488-1978. The transceiver is designed to provide the bus-management and data-transfer signals between operating units of a single-controller instrumentation system. When combined with the SN95160B octal bus transceiver, the SN95161B provides the complete 16-wire interface for the IEEE 488 bus.

The SN95161B features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. A power up/down disable circuit is included on all bus and receiver outputs. This provides glitch-free operation during VCC power-up and power-down. The direction of data through these driver-receiver pairs is determined by the DC and TE enable signals.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage VCC is 0 volts. The drivers are designed to handle loads up to 48 milliamperes of sink current. Each receiver features p-n-p transistor inputs for high input impedance and a guaranteed hysteresis of 400 millivolts for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN95161B is characterized for operation from 0°C to 100°C.

CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	Control
TE	Talk Enable	
ATN	Attention	Bus Management
SRQ	Service Request	
REN	Remote Enable	
IFC	Interface Clear	
EOI	End or Identify	Data Transfer
DAV	Data Valid	
NDAC	Not Data Accepted	
NRFD	Not Ready for Data	

DATE 1/21/87 JOB # 511000
 FRED MANN OK
 PCC OK
 OK WITH CHANGES
 DATE 1/21/87
 BY

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75


Copyright © 1987, Texas Instruments Incorporated

159 RES 004703 Orig

4703 TI


SN95161B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

logic symbol†



†This symbol is in accordance with IEEE Std 91-1984 and IEC publication 617-12.
▽ designates 3-state output, ⊕ designates passive-pullup outputs.

logic diagram (positive logic)



RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS			BUS-MANAGEMENT CHANNELS				EOI	DATA-TRANSFER CHANNELS		
DC	TE	ATN†	ATN†	SRQ	REN	IFC		DAV	NDAC	NRFD
			(Controlled by DC)				(Controlled by TE)			
H	H	H	R	T	R	R	T	T	R	R
H	H	L					R			
L	L	H	T	R	T	T	R	T	T	T
L	L	L					T			
H	L	X	R	T	R	R	R	T	T	T
L	H	X	T	R	T	T	T	R	R	R

H = high level, L = low level, R = receive, T = transmit, X = irrelevant



Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

† ATN is a normal transceiver channel that functions additionally as an Internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

schematics of inputs and outputs



POST OFFICE BOX 895012 • DALLAS, TEXAS 75265

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	5.5 V
Low-level driver output current	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	1375 mW
Operating free-air temperature range	-55°C to 100°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1.6 mm (1/16) inch from the case for 60 seconds: J package	300°C

- NOTES: 1. All voltage values are with respect to network ground terminal.
 2. For operation above 25°C free-air temperature, derate to 550 mW at 100°C at the rate of 11 mW/°C.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		4.75	5	5.25	V
High-level input voltage, V_{IH}	TE and DC, $T_A = -55^\circ\text{C to } 100^\circ\text{C}$	2			V
	Bus and Terminal	$T_A = 25^\circ\text{C}$			
		$T_A = -55^\circ\text{C to } 100^\circ\text{C}$			
Low-level input voltage, V_{IL}	TE and DC, $T_A = -55^\circ\text{C to } 100^\circ\text{C}$	0.8			V
	Bus and Terminal	$T_A = 25^\circ\text{C}$			
		$T_A = -55^\circ\text{C to } 100^\circ\text{C}$			
High-level output current, I_{OH}	Bus ports with pullups active	-5.2			mA
	Terminal ports	-800			μA
Low-level output current, I_{OL}	Bus ports	48			mA
	Terminal ports	16			
Operating free-air temperature, T_A		-55		100	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
V _{IK}	Input clamp voltage		V _{CC} = 4.75 V, I _I = -18 mA	-0.8	-1.5		V	
V _{hys}	Hysteresis (V _{T+} - V _{T-})	Bus	V _{CC} = 5 V	0.4	0.65		V	
V _{OH} ‡	High-level output voltage	Terminal	V _{CC} = 4.75 V, I _{OH} = -800 μA	2.7	3.5		V	
		Bus	V _{CC} = 4.75 V, I _{OH} = -5.2 mA	2.4	3.3			
V _{OL}	Low-level output voltage	Terminal	V _{CC} = 4.75 V, I _{OL} = 16 mA	0.3	0.5		V	
		Bus	V _{CC} = 4.75 V, I _{OL} = 48 mA	0.35	0.5			
I _I	Input current at maximum input voltage	Terminal	V _{CC} = ^{5.25} 5 V, V _I = 5.5 V	0.2	100		μA	
I _{IH}	High-level input current	Terminal and control inputs	V _{CC} = ^{5.25} 5 V, V _I = 2.7 V	0.1	20		μA	
I _{IL}	Low-level input current		V _{CC} = ^{5.25} 5 V, V _I = 0.5 V	-10	-100		μA	
V _{I/O(bus)}	Voltage at bus port		V _{CC} = 5 V, Driver disabled	I _{I(bus)} = 0	2.5	3.0	3.7	V
				I _{I(bus)} = -12 mA			-1.5	
I _{I/O(bus)}	Current into bus port	Power on	V _{CC} = 5 V, Driver disabled	V _{I(bus)} = -1.5 V to 0.4 V	-1.3			mA
				V _{I(bus)} = 0.4 V to 2.5 V	0		-3.2	
				V _{I(bus)} = 2.5 V to 3.7 V			+2.5	
				V _{I(bus)} = 3.7 V to 5 V	0		2.5	
				V _{I(bus)} = 5 V to 5.5 V	0.7		2.5	
		V _{I(bus)} = 0 V to 2.5 V			-40			
		Power off	V _{CC} = 0,				μA	
I _{OS}	Short-circuit output current	Terminal	V _{CC} = ^{5.25} 5 V	-15	-35	-75	mA	
		Bus	V _{CC} = ^{5.25} 5 V	-25	-50	-125		
I _{CC}	Supply current		V _{CC} = ^{5.25} 5 V, No load, TE and DC low	55	75		mA	
C _{I/O(bus)}	Bus-port capacitance		V _{CC} = 5 V to 0 V, V _{I/O} = 0 to 2 V, f = 1 MHz	30			pF	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ V_{OH} and I_{OS} applies for three-state outputs only.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

switching characteristics, $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30\text{ pF}$, See Figure 1		14	20	ns
t_{PHL} Propagation delay time, high-to-low-level output					14	20	
t_{PLH} Propagation delay time, low-to-high-level output	Terminal	Bus (SRQ, NDAC, NRFD)	$C_L = 30\text{ pF}$, See Figure 1		29	35	ns
t_{PLH} Propagation delay time, low-to-high-level output	Bus	Terminal	$C_L = 30\text{ pF}$, See Figure 2		10	20	ns
t_{PHL} Propagation delay time, high-to-low-level output					15	22	
t_{PZH} Output enable time to high level	TE, DC, or SC	BUS (ATTN, EOI, REN, IFC, and DAV)	See Figure 3			60	ns
t_{PHZ} Output disable time from high level					45		
t_{PZL} Output enable time to low level					60		
t_{PLZ} Output disable time from low level					55		
t_{PZH} Output enable time to high level	TE, DC, or SC	Terminal	See Figure 4			55	ns
t_{PHZ} Output disable time from high level					50		
t_{PZL} Output enable time to low level					45		
t_{PLZ} Output disable time from low level					55		

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1\text{ MHz}$, 50% duty cycle, $t_r \leq 6\text{ ns}$, $t_f \leq 6\text{ ns}$, $Z_0 = 50\ \Omega$.



POST OFFICE BOX 855012 • DALLAS, TEXAS 75285

PARAMETER MEASUREMENT INFORMATION







FIGURE 3. BUS ENABLE AND DISABLE TIMES

FIGURE 4. TERMINAL ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1 \text{ MHz}$, 50% duty cycle, $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $Z_0 = 50 \Omega$.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75286

TYPICAL CHARACTERISTICS

TERMINAL HIGH-LEVEL OUTPUT VOLTAGE
 vs
 HIGH-LEVEL OUTPUT CURRENT




FIGURE 5

TERMINAL LOW-LEVEL OUTPUT VOLTAGE
 vs
 LOW-LEVEL OUTPUT CURRENT




FIGURE 6

TERMINAL OUTPUT VOLTAGE
 vs
 BUS INPUT VOLTAGE




FIGURE 7



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

BUS HIGH-LEVEL OUTPUT VOLTAGE
 vs
 HIGH-LEVEL OUTPUT CURRENT




FIGURE 8

BUS-LOW LEVEL OUTPUT VOLTAGE
 vs
 LOW-LEVEL OUTPUT CURRENT




FIGURE 9

BUS OUTPUT VOLTAGE
 vs
 TERMINAL INPUT VOLTAGE




FIGURE 10

BUS CURRENT
 vs
 BUS VOLTAGE




FIGURE 11



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265