SMKS886C - MAY1995-REVISED MARCH 1996

 Organization 1048576 Words by 16 Bits Single 5-V Power Supply 	DZ PACKAGE (TOP VIEW)
Performance Ranges:	, d U , d
ACCESS ACCESS READ OR	V _{CC} 1 42 V _{SS}
TIME TIME EDO	DQ0 2 41 DQ15
trac tcac taa cycle	DQ1 [] 3 40 [] DQ14
MAX MAX MIN	DQ2
'41x169/P-60 60 ns 15 ns 30 ns 25 ns	DQ3 🛮 5 38 🖟 DQ12
'41x169/P-70 70 ns 18 ns 35 ns 30 ns '41x169/P-80 80 ns 20 ns 40 ns 35 ns	V_{CC} $\begin{bmatrix} 6 & 37 \end{bmatrix}$ V_{SS}
	DQ4 [] 7 36 [] DQ11
Extended-Data-Out (EDO) Operation	DQ5 [] 8 35 [] DQ10
• xCAS-Before-RAS (xCBR) Refresh	DQ6 [] 9 34 [] DQ9
RAS-Only Refresh	DQ7 🛘 10 33 🗓 DQ8
 1024-Cycle Refresh in 16 ms 	NC 1 11 32 NC
(TMS418169)	NC 12 31 LCAS
 4096-Cycle Refresh in 64 ms 	₩ 13 30 UCAS
(TMS416169)	RAS 14 29 OE
3-State Unlatched Output	A11 [†] [15 28] A9
High-Reliability Plastic 42-Lead (DZ	A10 [†] 16 27 A8
Suffix) 400-Mil-Wide Surface-Mount (SOJ)	A0 17 26 A7
Package	A1 18 25 A6
Operating Free-Air Temperature Range	3 6
0°C to 70°C	A2 19 24 A5
Texas Instruments Enhanced Performance	A3 20 23 A4
Implanted CMOS (EPIC™) Process	V _{CC} [21 22] V _{SS}

description

The TMS418169 and the TMS416169 are high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 1048576 words of 16 bits each. Both devices employ state-of-the-art EPIC technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

†A10 and A11 are NC for TMS418169.

Р	PIN NOMENCLATURE										
A0-A11 DQ0-DQ15 LCAS UCAS NC OE RAS VCC VSS W	Address Inputs Data In/Data Out Lower Column-Address Strobe Upper Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe 5-V Supply Ground Write Enable										

The TMS416169 and TMS418169 are offered in a 42-lead plastic surface-mount SOJ (DZ suffix) package. The package is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.



logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.




[‡] A10 and A11 are NC for TMS418169.

functional block diagram (TMS416169)



functional block diagram (TMS418169)



SMKS886C - MAY1995-REVISED MARCH 1996

operation

dual CAS

Two $\overline{\text{CAS}}$ pins ($\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$) are provided to give independent control of the 16 data-I/O pins (DQ0-DQ15), with $\overline{\text{LCAS}}$ corresponding to DQ0-DQ7 and $\overline{\text{UCAS}}$ corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first $\overline{\text{xCAS}}$ falling edge. Each $\overline{\text{xCAS}}$ going low enables its corresponding DQx pin with data associated with the column address latched on the first falling $\overline{\text{xCAS}}$ edge. All address setup and hold parameters are referenced to the first falling $\overline{\text{xCAS}}$ edge. The delay time from $\overline{\text{xCAS}}$ low to valid data out (see parameter $\overline{\text{tCAC}}$) is measured from each individual $\overline{\text{xCAS}}$ to its corresponding DQx pin.

In order to latch in a new column address, both \overline{xCAS} pins must be brought high. The column-precharge time (see parameter t_{CP}) is measured from the last \overline{xCAS} rising edge to the first \overline{xCAS} falling edge of the new cycle. Keeping a column address valid while toggling \overline{xCAS} requires a minimum setup time, t_{CLCH} . During t_{CLCH} , at least one \overline{xCAS} must be brought low before the other \overline{xCAS} is taken high.

For early-write cycles, the data is latched on the first \overline{xCAS} falling edge. Data is written only into the DQs that have the corresponding \overline{xCAS} low. Each \overline{xCAS} must meet t_{CAS} minimum in order to ensure writing into the storage cell. To latch a new address and new data, all \overline{xCAS} pins must be high and meet t_{CP} .

extended data out

Extended data out (EDO) allows for data-output rates of up to 40 MHz for 60-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum \overline{RAS} low time (t_{RASP}).

EDO does not enter the DQs into the high-impedance state with the rising edge of \overline{xCAS} . The output remains valid for the system to latch the data. After \overline{xCAS} goes high, the DRAM is decoding the next address. \overline{OE} and \overline{W} can be used to control the output impedance. Descriptions of \overline{OE} and \overline{W} further explain EDO operation benefit.

address: A0-A11 (TMS416169) and A0-A9 (TMS418169)

Twenty address bits are required to decode one of the 1048576 storage cell locations. For the TMS416169, 12 row-address bits are set up on A0 through A11 and latched onto the chip by \overline{RAS} . Eight column-address bits are set up on A0 through A7 and latched on the chip by the first \overline{xCAS} . For the TMS418169, 10 row-address bits are set up on A0–A9 and latched on the chip by \overline{RAS} . Ten column-address bits are set up on A0–A9 and latched on the chip by the first \overline{xCAS} . All addresses must be stable on or before the falling edge of \overline{RAS} and \overline{xCAS} . \overline{RAS} is similar to a chip-enable in that it activates the sense amplifiers as well as the row decoder. \overline{xCAS} is used as a chip-select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

write enable (W)

The read or write mode is selected through \overline{W} . A logic high on \overline{W} selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{xCAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of \overline{OE} . This permits early-write operation to be completed with \overline{OE} grounded. If \overline{W} goes low in an extended-data-out read cycle, the DQs go into the high-impedance state as long as \overline{xCAS} is high.

data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{xCAS} or \overline{W} strobes data into the on-chip data latch. In an early-write cycle, \overline{W} is brought low prior to \overline{xCAS} and the data is strobed in by the first occurring \overline{xCAS} with setup and hold times referenced to this signal. In a



SMKS886C - MAY1995 - REVISED MARCH 1996

data in (DQ0-DQ15) (continued)

delayed-write or read-modify-write cycle, \overline{xCAS} is already low and the data is strobed in by \overline{W} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{OE} must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

data out (DQ0-DQ15)

Data out is the same polarity as data-in. The output is in the high-impedance (floating) state until $\overline{\text{xCAS}}$ and $\overline{\text{OE}}$ are brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of $\overline{\text{xCAS}}$) as long as t_{RAC} and t_{AA} are satisfied.

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. While $\overline{\text{xCAS}}$ and $\overline{\text{RAS}}$ are low and $\overline{\text{W}}$ is high, $\overline{\text{OE}}$ can be brought low or high and the DQs switch from valid data to high impedance. There are two methods for placing the DQs into the high-impedance state and keeping them in that state during $\overline{\text{xCAS}}$ high time using $\overline{\text{OE}}$. The first method is to switch $\overline{\text{OE}}$ high before $\overline{\text{xCAS}}$ goes high and keep $\overline{\text{OE}}$ high for t_{CHO} past the $\overline{\text{CAS}}$ transition. This disables the DQs and they remain in the high-impedance state, regardless of $\overline{\text{OE}}$, until $\overline{\text{xCAS}}$ falls again. The second method is to have $\overline{\text{OE}}$ low as $\overline{\text{xCAS}}$ transitions high. Then $\overline{\text{OE}}$ can pulse high for a minimum of t_{OEP} anytime during $\overline{\text{CAS}}$ high time disabling the DQs regardless of further transitions on $\overline{\text{OE}}$ until $\overline{\text{CAS}}$ falls again.

RAS-only refresh

TMS416169

A refresh operation must be performed at least once every 64 ms to retain data. This is achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding both \overline{xCAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

TMS418169

A refresh operation must be performed at least once every 16 ms to retain data. This is achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding both \overline{xCAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pins. This is accomplished by holding $\overline{\text{RAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored and the refresh address is generated internally.

xCAS-before-RAS (xCBR) refresh

xCBR refresh is achieved by bringing at least one \overline{xCAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive xCBR refresh cycles, \overline{xCAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

power-up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after power-up to the full V_{CC} level. These eight initialization cycles must include at least one refresh (RAS-only or xCBR) cycle.



SMKS886C - MAY1995 - REVISED MARCH 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†] Supply voltage range, V_{CC} ... – 1 V to 7 V Voltage range on any pin (see Note 1) ... – 1 V to 7 V Short-circuit output current ... 50 mA

Storage temperature range, T_{stg} – 55°C to 125°C

recommended operating conditions

		'41x169			UNIT
		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
٧ıH	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

TMS416169

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		7507 00 VDITIONO†	'416169	-60	'41616	9-70	'41616	UNIT	
	PARAMETER	TEST CONDITIONS†	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = -5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other inputs = 0 V to V_{CC}		± 10		± 10		± 10	μΑ
lo	Output current (leakage)	$\frac{\text{VCC}}{\text{xCAS}} = 5.5 \text{ V},$ $\text{VO} = 0 \text{ V to VCC},$		± 10		± 10		± 10	μΑ
I _{CC1} ‡§	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle		90		80		70	mA
	Standby augrent	V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high		2		2		2	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle, RAS and xCAS high		1		1		1	mA
I _{CC3} §	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum cycle, RAS cycling, XCAS high (RAS only), RAS low after XCAS low (CBR)		90		80		70	mA
I _{CC4} ‡¶	Average EDO current	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{HPC}}{\text{xCAS}} = \text{MIN},$		100	·	90		80	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while RAS = V_{IL}

[¶] Measured with a maximum of one address change while $\overline{xCAS} = V_{IH}$

SMKS886C - MAY1995 - REVISED MARCH 1996

TMS418169

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PARAMETER		TEST SOMBITIONS!		9-60	'41816	9-70	'41816	UNIT	
	PARAMETER	TEST CONDITIONS†	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = -5 mA	2.4		2.4		2.4		٧
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other inputs = 0 V to V_{CC}		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{VCC}}{\text{xCAS}} = 5.5 \text{ V}, \qquad \text{VO} = 0 \text{ V to VCC},$		± 10		± 10		± 10	μΑ
ICC1 ^{‡§}	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle		190		180		170	mA
	Ctondhy gurrant	V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high		2		2		2	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle, RAS and xCAS high		1		1		1	mA
I _{CC3} §	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, XCAS high (RAS only), RAS low after XCAS low (CBR)		190		180		170	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{HPC}}{xCAS} = MIN,$ $\frac{t_{HPC}}{xCAS} = MIN,$		100		90		80	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

[¶] Measured with a maximum of one address change while $\overline{xCAS} = V_{IH}$

SMKS886C - MAY1995-REVISED MARCH 1996

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A11 [†]		5	pF
C _{i(OE)}	Input capacitance, OE		7	pF
C _{i(RC)}	Input capacitance, xCAS and RAS		7	pF
C _{i(W)}	Input capacitance, W		7	pF
CO	Output capacitance		7	pF

[†] A10 and A11 are NC for TMS418169.

NOTE 3: V_{CC} = 5 V \pm 0.5 V or 3.3 V \pm 0.3 V, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

	PARAMETER		'41x169-60		9-70	'41x169-80		UNIT
			MAX	MIN	MAX	MIN	MAX	UNIT
t _{AA}	Access time from column address		30		35		40	ns
t _{CAC}	Access time from CAS		15		18		20	ns
t _{CPA}	Access time from CAS precharge		35		40		45	ns
^t RAC	Access time from RAS		60		70		80	ns
tOEA	Access time from OE		15		18		20	ns
tCLZ	Delay time, CAS to output in the low-impedance state	0		0		0		ns
tOEZ	Output buffer turn off delay from OE (see Note 5)	3	15	3	18	3	20	ns
tREZ	Output buffer turn off delay from RAS (see Note 5)	3	15	3	18	3	20	ns
tCEZ	Output buffer turn off delay from CAS (see Note 5)	3	15	3	18	3	20	ns
tWEZ	Output buffer turn off delay from \overline{W} (see Note 5)	3	15	3	18	3	20	ns

NOTES: 4. With ac parameters, it is assumed $t_T = 5$ ns.

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

		'41x169-60		1x169-60 '41x169-70		-70 '41x169-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
tHPC	Cycle time, EDO page-mode read or write	25		30		35		ns
tPRWC	Cycle time, EDO read-write	80		90		100		ns
tCSH	Delay time, RAS active to CAS precharge	50		55		60		ns
tCHO	Hold time, OE from CAS	10		10		10		ns
^t DOH	Hold time, output from CAS active	3		3		3		ns
tCAS	Pulse duration, CAS active	10	10000	12	10000	15	10000	ns
tWPE	Pulse duration, \overline{W} (output disable only)	5		5		5		ns
^t OCH	Setup time, OE before CAS	10		10		10		ns
tCP	Pulse duration, CAS precharge	5	·	5		5		ns
^t OEP	Precharge time, OE (output disable only)	5	·	5		5		ns

NOTE 4: With ac parameters, it is assumed $t_T = 5$ ns.



^{5.} Maximum t_{REZ}, t_{CEZ}, t_{WEZ}, and t_{OEZ} are specified when the output is no longer driven.

SMKS886C - MAY1995 - REVISED MARCH 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

		'41x1	69-60	'41x169-70		'41x1	69-80	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNII	
^t RC	Cycle time, read	110		130		150		ns	
twc	Cycle time, write	110		130		150		ns	
tRWC	Cycle time, read-write	150		175		200		ns	
^t RASP	Pulse duration, RAS active, page mode (see Note 6)	60	100 000	70	100 000	80	100 000	ns	
tRAS	Pulse duration, RAS active, nonpage mode (see Note 6)	60	10 000	70	10 000	80	10 000	ns	
t _{RP}	Pulse duration, RAS precharge	40		50		60		ns	
tWP	Pulse duration, write command	10		10		10		ns	
^t ASC	Setup time, column address	0		0		0		ns	
^t ASR	Setup time, row address	0		0		0		ns	
tDS	Setup time, data in (see Note 7)	0		0		0		ns	
tRCS	Setup time, read command	0		0		0		ns	
tCWL	Setup time, write command before CAS precharge	10		12		15		ns	
t _{RWL}	Setup time, write command before RAS precharge	10		12		15		ns	
twcs	Setup time, write command before CAS active (early-write only)	0		0		0		ns	
tCSR	Setup time, CAS referenced to RAS (CBR refresh only)	5		5		5		ns	
^t CAH	Hold time, column address	10		12		15		ns	
^t DH	Hold time, data in (see Note 7)	10		12		15		ns	
^t RAH	Hold time, row address	10		10		10		ns	
^t RCH	Hold time, read command referenced to CAS (see Note 8)	0		0		0		ns	
^t RRH	Hold time, read command referenced to RAS (see Note 8)	0		0		0		ns	
tWCH	Hold time, write command during CAS active (early-write only)	10		12		15		ns	
^t CLCH	Hold time, CAS low to CAS high	5		5		5		ns	
^t RHCP	Hold time, RAS active from CAS precharge	35		40		45		ns	
^t OEH	Hold time, OE command	15		18		20		ns	
^t ROH	Hold time, RAS referenced to OE	10		10		10		ns	
^t CHR	Hold time, CAS referenced to RAS (CBR refresh only)	10		10		10		ns	
tAWD	Delay time, column address to write command (read-write only)	55		63		70		ns	
^t CRP	Delay time, CAS precharge to RAS	5		5		5		ns	
tCWD	Delay time, CAS to write command (read-write only)	40		46		50		ns	
tOED	Delay time, OE to data in	15		18		20		ns	
^t RAD	Delay time, RAS to column address (see Note 9)	15	30	15	35	15	40	ns	
^t RAL	Delay time, column address to RAS precharge	30		35		40		ns	
^t CAL	Delay time, column address to CAS precharge	20		25		30		ns	
^t RCD	Delay time, RAS to CAS (see Note 9)	20	45	20	52	20	60	ns	

- NOTES: 4. With ac parameters, it is assumed $t_T = 5$ ns.
 - 6. In a read-write cycle, $t_{\mbox{\scriptsize RWD}}$ and $t_{\mbox{\scriptsize RWL}}$ must be observed.
 - 7. Referenced to the later of \overline{xCAS} or \overline{W} in write operations
 - 8. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 - 9. The maximum value is specified only to ensure access time.




SMKS886C - MAY1995 - REVISED MARCH 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)


			'41x169-60		'41x169-70		-70 '41x169-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRPC	Delay time, RAS precharge to CAS		0		0		0		ns
tRSH	Delay time, CAS active to RAS precharge		10		12		15		ns
tRWD	Delay time, RAS to write command (read-write only)		85		98		110		ns
tCPW	Delay time, CAS precharge to write command (read-write	e only)	60		68		75		ns
ļ	Refresh time interval	'416169		64		64		64	ms
^t REF	'418169			16		16		16	ms
t _T	Transition time		2	30	2	30	2	30	ns

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters




NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. t_{CAC} is measured from $\overline{x_{CAS}}$ to its corresponding DQx.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing





NOTES: A. To hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

B. Referenced to the first \overline{xCAS} or \overline{W} , whichever occurs last

C. \overline{xCAS} order is arbitrary.

Figure 3. Write-Cycle Timing


twc RAS t_{RAS} t_T t_{RCD} tCSH ^tCRP tCAS **UCAS tRSH** ^tCLCH (see Note A) LCAS tRAD **tCP** tASR-^tRAH ^tASC t_{CAL} ^tRAL Column Don't Care **Address** Row - tCAH twcs tWCH W tCWL tRWL twp DQ0-DQ15 Don't Care Valid Data In Don't Care - tDH - t_{DS} -OE Don't Care

PARAMETER MEASUREMENT INFORMATION

NOTES: A. To hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

B. xCAS order is arbitrary.

Figure 4. Early-Write-Cycle Timing




NOTES: A. To hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

- B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- C. $\underline{t_{CAC}}$ is measured from $\overline{x_{CAS}}$ to its corresponding DQx.
- D. xCAS order is arbitrary.

Figure 5. Read-Modify-Write-Cycle Timing





- NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.
 - B. t_{CAC} is measured from xCAS to its corresponding DQx.
 - C. Access time is t_{CPA} or t_{AA} dependent.
 - D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
 - E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write-timing specifications are not violated.
 - F. xCAS order is arbitrary.

Figure 6. Extended-Data-Out Read-Cycle Timing






Figure 7. Extended-Data-Out Read-Cycle Timing With OE Control

SMKS886C - MAY1995-REVISED MARCH 1996

PARAMETER MEASUREMENT INFORMATION **t**RASP RAS **t**RP tCSH **d** tCRP **tHPC** ⁺tRSH - t_{CP} → - tCAS xCAS - ^tASR - trah tCAH. tCAL tASC -^tRAL Addr 💢 Column #1 Column #2 Column #3 Row - tRAD -**tOEA tCAC** t_{RCS} tCAC → twpe -- tRCH ^tRRH $\overline{\mathsf{w}}$ tDOH → tCAC - twez **tCPA** - tCEZ t_{AA} tCLZ **t**AA **tRAC** DATA #1 DATA #2 **DATA #3** DQ ·

Figure 8. Extended-Data-Out Read-Cycle Timing With W Control

PARAMETER MEASUREMENT INFORMATION tRP RAS **tRASP tRSH UCAS tRHCP** tCLCH **tHPC** (see Note A) tRCD **tCP** tCRP tCSH LCAS tCAS ^tASR **tCAH** tasc **tCAL ◆** tRAH **tRAL** X Don't Care **Don't Care** Address Row Column Column t_{RAD} tCWL twp -^tRWL tDS - t_{DS} 🕕 🔯 Don't Care Don't Care Don't Care ^tDH DQ8-Valid In Don't Care DQ15 ^tDH DQ0-Valid In Valid In Don't Care


NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.
- C. xCAS order is arbitrary.

OE

tOED


Figure 9. Extended-Data-Out Write-Cycle Timing



- NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.
 - B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.C. xCAS order is arbitrary.

Figure 10. Extended-Data-Out Early Write-Cycle Timing





NOTES: A. To hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

- B. Access time is t_{CPA} or t_{AA} -dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- F. t_{CAC} is measured from $\overline{x_{CAS}}$ to its corresponding DQx.

Figure 11. Extended-Data-Out Read-Modify-Write-Cycle Timing




Figure 12. RAS-Only Refresh-Cycle Timing





Figure 13. Hidden-Refresh-Cycle Timing

SMKS886C - MAY1995 - REVISED MARCH 1996




NOTE A: Any xCAS can be used.

Figure 14. Automatic (xCBR) Refresh-Cycle Timing

MECHANICAL DATA

DZ (R-PDSO-J42)


PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: B. All linear dimensions are in inches (millimeters).

- C. This drawing is subject to change without notice.
- D. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

device symbolization (TMS416169 illustrated)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated