

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54HC195, SN74HC195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

D2684, DECEMBER 1982-REVISED SEPTEMBER 1987

- Synchronous Parallel Load
- Positive-Edge-Triggered Clocking
- J and K Inputs to First Stage
- Complementary Outputs from Last Stage
- Package Options: Plastic and Ceramic DIPs, Plastic Small-Outline Packages, and Ceramic Chip Carriers
- Dependable Texas Instruments Quality and Reliability

description


These 4-bit registers feature parallel inputs, parallel outputs, J- \overline{K} serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation: parallel (broadside) load, and shift (in the direction Q_A and Q_D).

Parallel loading is accomplished by applying the 4-bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.


Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J- \overline{K} inputs. These inputs permit the first stage to perform as a J- \overline{K} -, D-, or T-type flip-flop as shown in the function table.

The SN54HC195 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74HC195 is characterized for operation from $-40\,^{\circ}\text{C}$ to $85\,^{\circ}\text{C}$.

SN54HC195 . . . J PACKAGE SN74HC195 . . . DW or N PACKAGE (TOP VIEW)




SN54HC195 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbol†




 $^{^{\}dagger}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.



logic diagram (positive logic)




Pin numbers shown are for DW, J, and N packages.

FUNCTION TABLE

	INPUTS									OU	TPUTS		
===			SE	RIAL	F	PARA	LLEL		0.	0-	0-	Λ-	σ _D
CLR	SH/LD	CLK	J	ĸ	Α	В	С	D	QA_	σB	αc	αD	чb
Ł	X	Х	Х	Х	X	Х	Х	Χ	L	L	L	L	н
н	L	t	×	Х	a	b	C	d	a	b	С	d	ď
н	[н]	L	x	X	x	X	Х	X	QAO	σ_{BO}	σ^{CO}	σ_{DO}	ā _{DO}
Н	н	†	L	Н	×	Х	X	Х	QAO	Q_{AO}	a_{Bn}	α_{Cn}	ācn
н	н	t	L	L	×	Х	Х	Х	L	Q_{An}	Q_{Bn}	Q_{Cn}	ā _{Cn}
н	н	t	н	н	×	X	Х	X	Н	Q_{An}	Q_{Bn}	Q_{Cn}	ã _{Cn}
н	н	†	н	L	×	Х	X	Х	ā _{An}	Q_{An}	Q_{Bn}	σ_{Cn}	ā _{Cn}

typical clear, shift, and load sequences





absolute maximum ratings over operating free-air temperature range

Supply voltage, VCC	-0.5	V to	7 V
Input clamp current, IIK $(V_I < 0 \text{ or } V_I > V_{CC})$		± 20) mA
Output clamp current, IOK (VO < 0 or VO > VCC		± 20) mA
Continuous output current, IQ (VO = 0 to VCC)		± 25	mA
Continuous current through VCC or GND pins		± 50) mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package		. 30	00°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or N package		. 26	30°C
Storage temperature range	5°C	to 15	50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	•	SI	¥54HC1	95	SI	174HC1	95	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage		2	5	6	2	5	6	٧
	V _{CC} = 2 V	1.5			1.5			
VIH High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
	V _{CC} = 6 V	4.2			4.2			
	V _{CC} = 2 V	0		0.3	0		0.3	
V _{IL} Low-level input voltage	$V_{CC} = 4.5 V$	0		0.9	0		0.9	V
	V _{CC} = 6 V	0		1.2	0		1.2	
V _I Input voltage		_ 0		Vcc	0		Vcc	V
Vo Output voltage		0		Vcc	0		Vcc	٧
	V _{CC} = 2 V	0		1000	0		1000	
tt Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
	V _{CC} = 6 V	0		400	0		400	
TA Operating free-air temperature	- 55		125	-40		85	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	.,,	Voc		TA = 25°C SN54HC195 SN74H		SN54HC195		SN74HC195		C195	LIBITE
PANAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	0.1 0.1 0.1 0.33 0.33	CINIT		
		2 V	1.9	1.998		1.9		1.9				
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4				
v _{OH}		6 V	5.9	5.999		5.9		5.9		٧		
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -4$ mA	4.5 V	3.98	4.30		3.7		3.84				
	V _I = V _{IH} or V _{IL} , t _{OH} = -5.2 mA	6 V	5.48	5.80		5.2		5.34				
		2 V		0.002	0.1		0.1		0.1			
	TEST CONDITIONS VCC MIN TYP MAX MIN MAX	i	0.1	ĺ								
VOL		6 V		0.001	0.1		0.1		0.1	٧		
	$V_i = V_{iH}$ or V_{iL} , $I_{OL} = 4$ mA	4.5 V		0.17	0.26		0.4		0.33			
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 5.2$ mA	6 V		0.15	0.26		0.4		0.33	V V V V V V V V V V V V V V V V V V V		
lį .	VI = VCC or 0	6 V		±0.1	±100	:	± 1000	=	± 1000	nA		
lcc	$V_I = V_{CC} \text{ or } 0, I_O = 0$	6 V			8		160		80	μΑ		
Ci		2 to 6 V		3	10		10		10	pF		

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	TA =	: 25°C	SN54	1C195	SN74	HC195	LINUT
			νсс	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f Clock frequency			2 V	0	6	0	4.2	0	5	
fclock	Clock frequency		4.5 V	0	31	0	21	0	25	MHz
			6 V	0	36	0	25	0	29	
		2 V	80		120		100			
	CLK high or low	4.5 V	16		24		20			
			6 V	14		20		17		MHz ns
t _W	Pulse duration		2 V	80		120		100		ns
ļ		CLR low	4.5 V	16		24		20		
ļ			6 V	14		20		0 25 0 29 100 20 17		
	0	SH/LD, or serial	2 V	100		150		125	-	
t _{su}		and parallel data,	4.5 V	20		30		25		ns
	before CLK1	or CLR inactive	6 V	17		26		21		
	Lista d'ess	CUITSini	2 V	0		0		0		
th		SH/LD or serial	4.5 V	0		О		0		ns
	W Pulse duration Setup time, su before CLK1 Hold time,	and parallel data	6 V	0		0		0		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

	FROM	TO		TA = 25°C SN54HC195		TA = 25°C SN54HC195 SN74HC19		HC195			
PARAMETER	(INPUT)	(OUTPUT)	v _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	6	12		4.2		5		
f _{max}			4.5 V	31	50		21		25		MHz
			6 V	36	60		25		29		
		Q _A thru Q _D	2 V		67	145		220		180	
t _{pd}	CLK	or	4.5 V		17	29	ŀ	44		36	ns
r-		ᾱ _D	6 V		14	25		37		31	
		Q _A thru Q _D	2 V	1	67	150		225		190	
tpd	CLR	or	4.5 V		17	30		45	ļ	38	ns
		\overline{a}_{D}	6 V		13	26		38		32	
			2 V		28	75		110		95	
τ _t		Any	4.5 V		8	15	٠.	22		19	ns
•			6 V		6	13	İ	19		16	1

No load, TA = 25°C 65 pF typ Power dissipation capacitance

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.