RENESAS


HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

Features

- True Dual-Ported memory cells which allow simultaneous ٠ access of the same memory location
- High-speed access
 - Commercial: 25/35ns (max.)
- Industrial: 25ns (max.)
- Low-power operation
 - IDT70V261S Active: 300mW (typ.) Standby: 3.3mW (typ.)
 - IDT70V261L Active: 300mW (typ.)
 - Standby: 660µW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility

Functional Block Diagram

- IDT70V261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- ٠ $M/\overline{S} = VIH$ for \overline{BUSY} output flag on Master $M/\overline{S} = VIL$ for \overline{BUSY} input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin TQFP, Thin Quad Plastic Flatpack
- ٠ Industrial temperature range (-40°C to +85°C) is available for selected speed



NOTES:

(MASTER): BUSY is output; (SLAVE): BUSY is input. 1.

2. BUSY and INT outputs are non-tri-stated push-pull.

High-Speed 16K x 16 Dual-Port Static RAM with Interrupt


Description

The IDT70V261 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V261 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-ormore word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic. This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 300mW of power.

The IDT70V261 is packaged in a 100-pin Thin Quad Flatpack.

Pin Configurations^(1,2,3)



NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.

Pin Names

Left Port	Right Port	Names
CE∟	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒr	Output Enable
Aol - A13L	A0R - A13R	Address
I/O0L - I/O15L	I/O0r - I/O15r	Data Input/Output
SEML	SEMR	Semaphore Enable
ĨNT∟	ĪNTr	Interrupt Flag
ŪB∟	ŪBr	Upper Byte Select
LΒL	LB R	Lower Byte Select
BUSYL	BUSYR	Busy Flag
М	/\$	Master or Slave Select
V	cc	Power
GI	ND	Ground

3040 tbl 01



Industrial and Commercial Temperature Range

Truth Table I: Non-Contention Read/Write Control

		Inpu	uts ⁽¹⁾			Out	puts	
ĈĒ	R∕ ₩	ŌĒ	ŪB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	х	Х	Х	Х	н	High-Z	High-Z	Deselected: Power-Down
х	х	Х	Н	Н	н	High-Z	High-Z	Both Bytes Deselected: Power-Down
L	L	Х	L	Н	н		High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	н		DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	н	L	Н	L	н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
х	Х	Н	Х	Х	х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AOL — A13L \neq AOR — A13R

3040 tbl 02

3040 tbl 03

Truth Table II: Semaphore Read/Write Control⁽¹⁾

		Inpu	uts ⁽¹⁾			Outputs		
ĈĒ	R∕ ₩	ŌĒ	ŪB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
н	\uparrow	Х	Х	х	L	DATAℕ		Write I/Oo into Semaphore Flag
х	\uparrow	Х	Н	Н	L	DATAℕ		Write I/Oo into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

NOTE:

1. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O15). These eight semaphores are addressed by Ao-A2.



Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.3V.

Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF
				3040 tbl 07

NOTES:

1. This parameter is determined by device characterization but is not production tested. TQFP package only.

 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Commercial	0° C to $+70^{\circ}$ C	0V	3.3V <u>+</u> 0.3
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3

NOTES:

3040 tbl 04

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions⁽²⁾

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	v
V⊮	Input High Voltage	2.2		Vcc+0.3 ⁽²⁾	v
VIL	Input Low Voltage	-0.3(1)		0.8	۷

NOTES:

1. VIL \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($Vcc = 3.3V \pm 0.3v$)

			70V:	261S	70V:	261L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	Vcc = 3.6V, VIN = 0V to Vcc		10		5	μA
llo	Output Leakage Current	\overline{CE} = VIH, VOUT = 0V to VCC	-	10		5	μA
Vol	Output Low Voltage	IOL = +4mA	—	0.4		0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4		2.4	_	V

NOTE:

1. At Vcc = 2.0V, input leakages are undefined.

3040 tbl 08

3040 tbl 05

3040 tbl 06



3040 tbl 09

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($Vcc = 3.3V \pm 0.3V$)

					70V26 Coi & I	m'l	70V26 Com'l		70V26 Com'l	61X55 Only	
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	$\frac{\overline{CE}}{\overline{SEM}} = V_{IL}, \text{ Outputs Disabled} \\ \overline{SEM} = V_{IH} \\ f = f_{MAX}^{(3)}$	COM'L	S L	100 100	170 140	90 90	140 120	90 90	140 120	mA
	(Both Ports Active)	$f = fMAX^{(0)}$	IND	S L	100 100	200 185					mA
ISB1	Standby Current (Both Ports - TTL	$\label{eq:eq:constraint} \begin{split} \overline{\underline{C}}\overline{\underline{E}}_{R} &= \overline{C}\overline{\underline{E}}_{L} = V_{IH} \\ \overline{SEM}_{R} &= \overline{SEM}_{L} = V_{IH} \\ f &= f_{MAX}^{(3)} \end{split}$	COM'L	S L	14 12	30 24	12 10	30 24	12 10	30 24	mA
	Level Inputs) $f = f_{MAX}^{(3)}$	T = TMAX'''	IND	S L	14 12	60 50					mA
ISB2	Standby Current (One Port - TTL	$\overline{CE}^{*}A^{*} = V_{IL}$ and $\overline{CE}^{*}B^{*} = V_{IH}^{(5)}$ Active Port Outputs Disabled,	COM'L	S L	50 50	95 85	45 45	87 75	45 45	87 75	mA
	Level Inputs)	$\label{eq:states} \begin{array}{l} \mbox{Active Port Outputs Disabled}, \\ \hline \frac{f=f_{MA} x^{(3)}}{SEM_{R}} = \overline{SEM}_{L} = V_{IH} \end{array}$	IND	S L	50 50	130 105					mA
ISB3	Full Standby Current (Both Ports -	Both Ports \overline{CE}_{L} and $\overline{CE}_{R} \ge Vcc - 0.2V$,	COM'L	S L	1.0 0.2	6 3	1.0 0.2	6 3	1.0 0.2	6 3	mA
	CMOS Level Inputs)	$ \begin{array}{l} \mbox{VIN} \geq \mbox{Vcc} - 0.2 \mbox{V or} \\ \mbox{VIN} \leq 0.2 \mbox{V}, \mbox{f} = 0^{(4)} \\ \mbox{SEMR} = \mbox{SEML} \geq \mbox{Vcc} - 0.2 \mbox{V} \end{array} $	IND	S L	1.0 0.2	6 3			_		mA
ISB4	Full Standby Current (One Port -	$\overline{CE}^{*A^*} \leq 0.2V$ and $\overline{CE}^{*B^*} \geq Vcc - 0.2V^{(5)}$	COM'L	S L	60 60	90 80	55 55	85 74	55 55	85 74	mA
	CMOS Level Inputs)	$\label{eq:states} \begin{split} \overline{\text{SEM}}_{\text{R}} &= \overline{\text{SEM}}_{\text{L}} \geq \text{Vcc} - 0.2\text{V} \\ \overline{\text{V}}_{\text{N}} \geq \text{Vcc} - 0.2\text{V} \text{ or } \overline{\text{V}}_{\text{N}} \leq 0.2\text{V} \\ \text{Active Port Outputs Disabled,} \\ f &= \text{fmax}^{(3)} \end{split}$	IND	S L	60 60	125 90					mA

NOTES:


1. 'X' in part number indicates power rating (S or L)


2. Vcc = 3.3V, TA = +25°C, and are not production tested. Icccc = 80mA (Typ.)

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC Test Conditions" of input levels of GND to 3V.


4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".





Timing of Power-Up Power-Down



3040 drw 05

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾

		Co	61X25 m'l Ind		70V261X35 Com'l Only		61X55 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
tRC	Read Cycle Time	25		35		55		ns
taa	Address Access Time		25		35		55	ns
tACE	Chip Enable Access Time ⁽³⁾		25		35		55	ns
tabe	Byte Enable Access Time ⁽³⁾	_	25		35		55	ns
taoe	Output Enable Access Time		15		20		30	ns
tOH	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time ^(1,2)	3		3		3		ns
tHZ	Output High-Z Time ^(1,2)	_	15		20		25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		25		35		50	ns
tSOP	Semaphore Flag Update Pulse ($\overline{\text{OE}}$ or $\overline{\text{SEM}}$)	15		15		15		ns
tsaa	Semaphore Address Access Time		35		45		65	ns

NOTES:

1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.


3. To access RAM, $\overline{CE} = VIL$ and $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$.

4. 'X' in part number indicates power rating (S or L).



3040 tbl 11

Waveform of Read Cycles⁽⁵⁾



NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
- 2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
- 3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD. 4

5. SEM = VIH.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

		0						
		C	261X25 om'l Ind	70V261X35 Com'l Only		70V261X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLI	E				-	-	-	
twc	Write Cycle Time	25		35		55		ns
tew	Chip Enable to End-of-Write ⁽³⁾	20		30		45		ns
taw	Address Valid to End-of-Write	20		30	_	45		ns
tas	Address Set-up Time ⁽³⁾	0		0		0		ns
twp	Write Pulse Width	20		25		40		ns
twR	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	15		20		30		ns
tHZ	Output High-Z Time ^(1,2)		15		20		25	ns
tDH	Data Hold Time ⁽⁴⁾	0		0	_	0		ns
twz	Write Enable to Output in High-Z ^(1,2)		15		20	-	25	ns
tow	Output Active from End-of-Write ^(1,2,4)	0		0		0		ns
tSWRD	SEM Flag Write to Read Time	5	-	5		5		ns
tSPS	SEM Flag Contention Window	5		5		5		ns
NOTES:		-	-	-	-		-	3040 tbl 12

NOTES:

1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).

This parameter is guaranteed by device characterization, but is not production tested. 2.


To access RAM, \overrightarrow{CE} = VIL and \overrightarrow{SEM} = VIH. To access semaphore, \overrightarrow{CE} = VIH and \overrightarrow{SEM} = VIL. Either condition must be valid for the entire tew time. 3.

4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.


5 'X' in part number indicates power rating (S or L).



Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(1,5,8)



Timing Waveform of Write Cycle No. 2, **CE**, **UB**, **LB** Controlled Timing^(1,5)




NOTES:

- 1. R/\overline{W} or \overline{CE} or \overline{UB} and \overline{LB} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tEw or twp) of a LOW CE and a LOW R/W for memory array writing cycle.
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = VIL$ and $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. tew must be met for either condition.



Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




NOTES:

1. $\overline{CE} = V_{IH}$ or $\overline{UB} \& \overline{LB} = V_{IH}$ for the duration of the above timing (both write and read cycle).

2. "DATAOUT VALID" represents all I/O's (I/O0-I/O15) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



NOTES:

1. DOR = DOL = VIL, $\overline{CE}R = \overline{CE}L = VIH$, or both $\overline{UB} \& \overline{LB} = VIH$.

2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

3. This parameter is measured from R/W"A" or SEM"A" going HIGH to R/W"B" or SEM"B" going HIGH.

4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

		Co	61X25 om'l Ind		61X35 I Only		61X55 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	$G (M\overline{S} = VIH)$							
tBAA	BUSY Access Time from Address Match	_	25		35		45	ns
tBDA	BUSY Disable Time from Address Not Match	_	25		35	_	45	ns
tBAC	BUSY Access Time from Chip Enable Low		25		35	_	45	ns
tBDC	BUSY Disable Time from Chip Enable High	_	25		35	_	45	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5		5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	35		40	_	50	ns
twн	Write Hold After BUSY ⁽⁵⁾	20	_	25		25		ns
BUSY INPUT	TIMING (M/ $\overline{\mathbf{S}}$ = VIL)				-		-	
twв	BUSY Input to Write ⁽⁴⁾	0	_	0	_	0	_	ns
twн	Write Hold After BUSY ⁽⁵⁾	20	_	25	_	25		ns
PORT-TO-PO	RT DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾	_	55		65		85	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	_	50		60		80	ns
		-						2945 tbl 13

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (MS = VII)".

2. To ensure that the earlier of the two ports wins.

3. tBDD is a calculated parameter and is the greater of 0, twDD - twP (actual) or tDDD - tDW (actual).

4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".

5. To ensure that a write cycle is completed on port "B" after contention on port "A".

6. "X" in part number indicates power rating (S or L).

Timing Waveform of write with Port-to-Port Read and **BUSY**^(2,4,5)

	twc	
ADDR"A"	матсн	
R/₩ ["] A"	twp twp to the total state of	toh
DATAIN "A"	taps ⁽¹⁾	×
ADDR"B"	МАТСН	
BUSY "B"		tBDA tBDD
DATAOUT "B"		VALID
NOTES:		3040 drw 11

1. To ensure that the earlier of the two ports wins. tAPS is ignored for $M/\overline{S} = VIL$ (SLAVE).


- $2. \quad \overline{CE}_L = \overline{CE}_R = V_{IL}$
- 3. $\overline{OE} = V_{IL}$ for the reading port.

4. If $M/\overline{S} = VIL$ (SLAVE), then \overline{BUSY} is an input ($\overline{BUSY}_{A''} = VIH$ and $\overline{BUSY}_{B''} = "don't care"$, for this example).

5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".



Timing Waveform of Write with BUSY




NOTES:


1. <u>twn</u> must be met for both BUSY input (SLAVE) and <u>output</u> (MASTER).

2. $\overline{\text{BUSY}}$ is asserted on port "B" blocking R/ $\overline{\text{W}}$ "B", until $\overline{\text{BUSY}}$ "B" goes HIGH.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing⁽¹⁾



Waveform of \fbox{BUSY} Arbitration Cycle Controlled by Address Match $Timing^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. If tAPS is not satisfied, the BUSY signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾


		70V261X25 Com'l & Ind		70V261X35 Com'l Only		70V261X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	IMING							
tas	Address Set-up Time	0		0		0	-	ns
twR	Write Recovery Time	0		0		0		ns
tins	Interrupt Set Time		25		30		40	ns
tinr	Interrupt Reset Time		30		35		45	ns

NOTES:

1. 'X' in part number indicates power rating (S or L).

3040 tbl 14

Waveform of Interrupt Timing⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

2. See Interrupt Truth Table III.

3. Timing depends on which enable signal is asserted last.

4. Timing depends on which enable signal is de-asserted first.



3040 tbl 15

3040 tbl 17

<u>Truth Table III — Interrupt Flag⁽¹⁾</u>

Left Port			Right Port							
R∕ W ∟	CĒ∟	ŌĒ∟	A13L-A0L	ĪNT∟	R∕ W R		OE R	A13R-A0R	INT R	Function
L	L	х	3FFF	х	х	х	х	х	L ⁽²⁾	Set Right INTR Flag
х	х	х	х	х	х	L	L	3FFF	H ⁽³⁾	Reset Right INTR Flag
х	х	х	х	L ⁽³⁾	L	L	х	3FFE	х	Set Left INT∟ Flag
х	L	L	3FFE	H ⁽²⁾	х	х	х	х	х	Reset Left INT∟ Flag

NOTES:

1. Assumes $\overline{BUSY}_{L} = \overline{BUSY}_{R} = VIH$.

2. If $\overline{BUSY}_{L} = V_{IL}$, then no change.

3. If $\overline{\text{BUSY}}_{R} = V_{IL}$, then no change.

Address BUST Arbitration					
	Inj	puts	Out	puts	
ICE_	CE R	Aol-A13L Aor-A13R	$\overline{\text{BUSY}}_{L^{(1)}}$	BUSY R ⁽¹⁾	Function
х	х	NO MATCH	н	Н	Normal
н	х	MATCH	Н	Н	Normal
х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾
3040 tbl 16					

Truth Table IV — Address **BUSY** Arbitration

NOTES:

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY voutputs on the IDT70V261 are push pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.

 L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. VIH if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V261.

2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O15). These eight semaphores are addressed by Ao-A2.

3. $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$ to access the semaphore. Refer to the Semaphore Read/Write Control Truth Table.



Functional Description

The IDT70V261 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V261 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} HIGH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{INT}L$) is asserted when the right port writes to memory location 3FFE (HEX), where a write is defined as $\overline{CE}R = R/\overline{W}R = VIL$ per Truth Table III. The left port clears the interrupt through access of address location 3FFE when $\overline{CE}L = \overline{OE}L = VIL$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag ($\overline{INT}R$) is asserted when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ($\overline{INT}R$), the right port must read the memory location 3FFF. The message (8 bits) at 3FFE or 3FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The \overline{BUSY} pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a \overline{BUSY} indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any busy indication as an interrupt source to flag an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V261 RAMs.

write operations can be prevented to a port by tying the $\overline{\text{BUSY}}$ pin for that port LOW.

The $\overline{\text{BUSY}}$ outputs on the IDT70V261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the $\overline{\text{BUSY}}$ indication for the resulting array requires the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V261 RAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the RAM array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT70V261 SRAM the \overline{BUSY} pin is an output if the part is used as a master (M/ \overline{S} pin = VIH), and the \overline{BUSY} pin is an input if the part used as a slave (M/ \overline{S} pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating \overline{BUSY} on one side of the array and another master indicating \overline{BUSY} on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for part of the other word.

The BUSY arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a BUSY flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V261 is a fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared resource.

The Dual-Port SRAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port SRAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where \overline{CE} and \overline{SEM} are both HIGH.



Industrial and Commercial Temperature Rand

Systems which can best use the IDT70V261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.


How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinguished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V261 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request



latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a

Industrial and Commercial Temperature Ranges

semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V261's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the

second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.


Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



NOTES:

1. Contact your local sales office for Industrial temp range for other speeds, packages and powers. LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02

Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
25	70V261L25PFG	PNG100	TQFP	С
	70V261L25PFG8	PNG100	TQFP	С
	70V261L25PFGI	PNG100	TQFP	I
	70V261L25PFGI8	PNG100	TQFP	I

	Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
ſ	35	70V261S35PFG	PNG100	TQFP	С
		70V261S35PFG8	PNG100	TQFP	С



Datasheet Document History

3/25/99:	Initiated datasheet document history
	Converted to new format
	Cosmetic and typographical corrections
	Page 2 Added additional notes to pin configurations
06/10/99:	Changed drawing format
08/30/99:	Page 1 Changed 660mW to 660µW
11/12/99:	Replaced IDT logo
06/07/00:	Page 4 Incremented storage temperature parameter
	Clarified TA Parameter
	Page 5 DC Electrical parameters-changed wording from "open" to "disabled"
	Changed ±200mV to 0mV in notes
12/01/01:	Page 2 Added date revision to pin configurations
	Page 5 Added I-temp values for 25ns to DC Electrical Characteristics
	Pages 4, 5, 6, 7, 10 & 12 Removed I-temp footnotes from all tables
	Page 17 Added I-temp offering in ordering information
	Page 1 & 17 Replaced ™ logo with ® logo
02/15/08:	Page 1 Added green availability to features
	Page 17 Added green indicator to ordering information
	Page 17 Added die stepping indicator to ordering information
01/19/09:	Page 17 Removed "IDT" from orderable part number
09/29/12:	Page 17 Added T&R indicator to and removed W stepping from ordering information
	Page 2, 14 & 17 Corrected miscellaneous typo's
12/07/17:	Product Discontinuation Notice - PDN# SP-17-02
	Last time buy expires June 15, 2018
07/29/19:	Page 1 & 17 Deleted obsolete Commercial speed grade 55ns in Features and Ordering Information
	Page 2 Rotated PNG100 TQFP pin configuration to accurately reflect pin 1 orientation
	Page 17 Added Orderable Part Information table
04/13/21:	Page 1 -19 Rebranded as Renesas datasheet
	Page 2 Corrected CE1 to CE1 and updated the PKG100 package code Page 2 Added the \overline{INTL} , \overline{INTR} and Interrupt Flag to the Pin Names table
	Page 9 Cleaned up the Timing Waveform for Semaphore Read after Write Timing, Either Side
	Corrected timing symbol alignment for tOH
	Page 17 Updated the Ordering Information
06/04/21:	Page 2 & 17 Restored package code to PNG100 from previous package code typo (PKG100)

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>