Features

- **Ultra High Performance**
	- **System Speeds to 100 MHz**
	- **Array Multipliers > 50 MHz**
	- **10 ns Flexible SRAM**
	- **Internal Tri-state Capability in Each Cell**
- **FreeRAM™**
	- **Flexible, Single/Dual Port, Synchronous/Asynchronous 10 ns SRAM**
	- **2,048 18,432 Bits of Distributed SRAM Independent of Logic Cells**
- **128 384 PCI Compliant I/Os**
	- **3V/5V Capability**
	- **Programmable Output Drive**
	- **Fast, Flexible Array Access Facilitates Pin Locking**
	- **Pin-compatible with XC4000, XC5200 FPGAs**
- **8 Global Clocks**
	- **Fast, Low Skew Clock Distribution**
	- **Programmable Rising/Falling Edge Transitions**
	- **Distributed Clock Shutdown Capability for Low Power Management**
	- **Global Reset/Asynchronous Reset Options**
	- **4 Additional Dedicated PCI Clocks**
- **Cache Logic® Dynamic Full/Partial Re-configurability In-System**
	- **Unlimited Re-programmability via Serial or Parallel Modes**
	- **Enables Adaptive Designs**
	- **Enables Fast Vector Multiplier Updates**
	- **QuickChange™ Tools for Fast, Easy Design Changes**
- **Pin-compatible Package Options**
	- **Plastic Leaded Chip Carriers (PLCC)**
	- **Thin, Plastic Quad Flat Packs (LQFP, TQFP, PQFP)**
	- **Ball Grid Arrays (BGAs)**
- **Industry-standard Design Tools**
	- **Seamless Integration (Libraries, Interface, Full Back-annotation) with Concept® , Everest, Exemplar™, Mentor® , OrCAD® , Synario™, Synopsys® , Verilog® , Veribest® , Viewlogic® , Synplicity®**
	- **Timing Driven Placement & Routing**
	- **Automatic/Interactive Multi-chip Partitioning**
	- **Fast, Efficient Synthesis**
	- **Over 75 Automatic Component Generators Create 1000s of Reusable, Fully Deterministic Logic and RAM Functions**
- **Intellectual Property Cores**
	- **Fir Filters, UARTs, PCI, FFT and Other System Level Functions**
- **Easy Migration to Atmel Gate Arrays for High Volume Production**
- **Supply Voltage 5V for AT40K, and 3.3V for AT40KLV**

5K - 50K Gates Coprocessor FPGA with FreeRAM™

AT40K05 AT40K05LV AT40K10 AT40K10LV AT40K20 AT40K20LV AT40K40 AT40K40LV

Note: 1. Packages with FCK will have 8 less registers.

Description The AT40K/AT40KLV is a family of fully PCI-compliant, SRAM-based FPGAs with distributed 10 ns programmable synchronous/asynchronous, dual-port/single-port SRAM, 8 global clocks, Cache Logic ability (partially or fully reconfigurable without loss of data), automatic component generators, and range in size from 5,000 to 50,000 usable gates. I/O counts range from 128 to 384 in industry standard packages ranging from 84-pin PLCC to 352-ball Square BGA, and support 5V designs for AT40K and 3.3V designs for AT40KLV. The AT40K/AT40KLV is designed to quickly implement high-performance, large gate count designs through the use of synthesis and schematic-based tools used on a PC or Sun platform. Atmel's design tools provide seamless integration with industry standard tools such as Synplicity, ModelSim, Exemplar and Viewlogic. The AT40K/AT40KLV can be used as a coprocessor for high-speed (DSP/processorbased) designs by implementing a variety of computation intensive, arithmetic functions. These include adaptive finite impulse response (FIR) filters, fast Fourier transforms (FFT), convolvers, interpolators and discrete-cosine transforms (DCT) that are required for video compression and decompression, encryption, convolution and other multimedia applications. **Fast, Flexible and Efficient SRAM** The AT40K/AT40KLV FPGA offers a patented distributed 10 ns SRAM capability where the RAM can be used without losing logic resources. Multiple independent, synchronous or asynchronous, dual-port or single-port RAM functions (FIFO, scratch pad, etc.) can be created using Atmel's macro generator tool. **Fast, Efficient Array and Vector Multipliers** The AT40K/AT40KLV's patented 8-sided core cell with direct horizontal, vertical and diagonal cell-to-cell connections implements ultra fast array multipliers without using any busing resources. The AT40K/AT40KLV's Cache Logic capability enables a large number of design coefficients and variables to be implemented in a very small amount of silicon, enabling vast improvement in system speed at much lower cost than conven-

tional FPGAs.

Automatic Component Generators The AT40K/AT40KLV FPGA family is capable of implementing user-defined, automatically generated, macros in multiple designs; speed and functionality are unaffected by the macro orientation or density of the target device. This enables the fastest, most predictable and efficient FPGA design approach and minimizes design risk by reusing already proven functions. The Automatic Component Generators work seamlessly with industry standard schematic and synthesis tools to create the fastest, most efficient designs available.

> The patented AT40K/AT40KLV series architecture employs a symmetrical grid of small yet powerful cells connected to a flexible busing network. Independently controlled clocks and resets govern every column of cells. The array is surrounded by programmable I/O.

> Devices range in size from 5,000 to 50,000 usable gates in the family, and have 256 to 2,304 registers. Pin locations are consistent throughout the AT40K/AT40KLV series for easy design migration in the same package footprint. The AT40K/AT40KLV series FPGAs utilize a reliable 0.6µ single-poly, CMOS process and are 100% factory-tested. Atmel's PC- and workstation-based integrated development system (IDS) is used to create AT40K/AT40KLV series designs. Multiple design entry methods are supported.

> The Atmel architecture was developed to provide the highest levels of performance, functional density and design flexibility in an FPGA. The cells in the Atmel array are small, efficient and can implement any pair of Boolean functions of (the same) three inputs or any single Boolean function of four inputs. The cell's small size leads to arrays with large numbers of cells, greatly multiplying the functionality in each cell. A simple, high-speed busing network provides fast, efficient communication over medium and long distances.

The Symmetrical Array

At the heart of the Atmel architecture is a symmetrical array of identical cells, see [Figure 1](#page-3-0). The array is continuous from one edge to the other, except for bus repeaters spaced every four cells, see [Figure 2 on page 5](#page-4-0). At the intersection of each repeater row and column there is a 32 x 4 RAM block accessible by adjacent buses. The RAM can be configured as either a single-ported or dual-ported $RAM⁽¹⁾$ $RAM⁽¹⁾$ $RAM⁽¹⁾$, with either synchronous or asynchronous operation.

Note: 1. The right-most column can only be used as single-port RAM.

Figure 1. Symmetrical Array Surrounded by I/O (AT40K20)

- $=$ I/O Pad $---$ Repeater Row \Box = FreeRAM
- \circ = AT40K Cell = Repeater Column

-
- Note: 1. Repeaters regenerate signals and can connect any bus to any other bus (all pathways are legal) on the same plane. Each repeater has connections to two adjacent local-bus segments and two express-bus segments. This is done automatically using the integrated development system (IDS) tool.

The Busing Network [Figure 3 on page 7](#page-6-0) depicts one of five identical busing planes. Each plane has three bus resources: a local-bus resource (the middle bus) and two express-bus (both sides) resources. Bus resources are connected via repeaters. Each repeater has connections to two adjacent local-bus segments and two express-bus segments. Each local-bus segment spans four cells and connects to consecutive repeaters. Each express-bus segment spans eight cells and "leapfrogs" or bypasses a repeater. Repeaters regenerate signals and can connect any bus to any other bus (all pathways are legal) on the same plane. Although not shown, a local bus can bypass a repeater via a programmable pass gate allowing long on-chip tri-state buses to be created. Local/Local turns are implemented through pass gates in the cell-bus interface. Express/Express turns are implemented through separate pass gates distributed throughout the array.

> Some of the bus resources on the AT40K/AT40KLV are used as a dual-function resources. [Table 2](#page-5-0) shows which buses are used in a dual-function mode and which bus plane is used. The AT40K/AT40KLV software tools are designed to accommodate dualfunction buses in an efficient manner.

| Function | Type | Plane(s) | Direction | Comments |
|--------------------------|----------------|----------------|----------------------------|---|
| Cell Output Enable | Local | 5 | Horizontal and Vertical | |
| RAM Output Enable | Express | 2 | Vertical | Bus full length at array edge Bus in first column to left of RAM block |
| RAM Write Enable | Express | 1 | Vertical | Bus full length at array edge Bus in first column to left of RAM block |
| RAM Address | Express | $1 - 5$ | Vertical | Buses full length at array edge Buses in second column to left of RAM block |
| RAM Data In | Local | 1 | Horizontal | Data In connects to local bus plane 1 |
| RAM Data Out | Local | \mathfrak{p} | Horizontal | Data out connects to local bus plane 2 |
| Clocking | Express | 4 | Vertical | Bus half length at array edge |
| Set/Reset | Express | 5 | Vertical | Bus half length at array edge |

Table 2. Dual-function Buses

Cell Connections [Figure 4\(](#page-7-0)a) depicts direct connections between a cell and its eight nearest neighbors. [Figure 4\(](#page-7-0)b) shows the connections between a cell and five horizontal local buses (1 per busing plane) and five vertical local buses (1 per busing plane).

(a) Cell-to-cell Connections (b) Cell-to-bus Connections

The Cell [Figure 5](#page-8-0) depicts the AT40K/AT40KLV cell. Configuration bits for separate muxes and pass gates are independent. All permutations of programmable muxes and pass gates are legal. V_n (V₁ - V₅) is connected to the vertical local bus in plane n. H_n (H₁ - H₅) is connected to the horizontal local bus in plane n . A local/local turn in plane n is achieved by turning on the two pass gates connected to V_n and H_n . Pass gates are opened to let signals into the cell from a local bus or to drive a signal out onto a local bus. Signals coming into the logic cell on one local bus plane can be switched onto another plane by opening two of the pass gates. This allows bus signals to switch planes to achieve greater route ability. Up to five simultaneous local/local turns are possible.

> The AT40K/AT40KLV FPGA core cell is a highly configurable logic block based around two 3-input LUTs (8 x 1 ROM), which can be combined to produce one 4-input LUT. This means that any core cell can implement two functions of 3 inputs or one function of 4 inputs. There is a Set/Reset D flip-flop in every cell, the output of which may be tristated and fed back internally within the core cell. There is also a 2-to-1 multiplexer in every cell, and an upstream AND gate in the "front end" of the cell. This AND gate is an important feature in the implementation of efficient array multipliers.

> With this functionality in each core cell, the core cell can be configured in several "modes". The core cell flexibility makes the AT40K/AT40KLV architecture well suited to most digital design application areas, see [Figure 6](#page-9-0).

Figure 5. The Cell

- X = Diagonal Direct Connect or Bus
- $Y =$ Orthogonal Direct Connect or Bus
 $W =$ Bus Connection
- $=$ Bus Connection
- Z = Bus Connection
- $FB =$ Internal Feedback

Figure 6. Some Single Cell Modes

Synthesis Mode. This mode is particularly important for the use of VHDL/Verilog design. VHDL/Verilog Synthesis tools generally will produce as their output large amounts of random logic functions. Having a 4-input LUT structure gives efficient random logic optimization without the delays associated with larger LUT structures. The output of any cell may be registered, tri-stated and/or fed back into a core cell.

Arithmetic Mode is frequently used in many designs. As can be seen in the figure, the AT40K/AT40KLV core cell can implement a 1-bit full adder (2-input adder with both Carry In and Carry Out) in one core cell. Note that the sum output in this diagram is registered. This output could then be tri-stated and/or fed back into the cell.

DSP/Multiplier Mode. This mode is used to efficiently implement array multipliers. An array multiplier is an array of bitwise multipliers, each implemented as a full adder with an upstream AND gate. Using this AND gate and the diagonal interconnects between cells, the array multiplier structure fits very well into the AT40K/AT40KLV architecture.

Counter Mode. Counters are fundamental to almost all digital designs. They are the basis of state machines, timing chains and clock dividers. A counter is essentially an increment by one function (i.e., an adder), with the input being an output (or a decode of an output) from the previous stage. A 1-bit counter can be implemented in one core cell. Again, the output can be registered, tri-stated and/or fed back.

Tri-state/Mux Mode. This mode is used in many telecommunications applications, where data needs to be routed through more than one possible path. The output of the core cell is very often tri-statable for many inputs to many outputs data switching.

RAM 32 x 4 dual-ported RAM blocks are dispersed throughout the array, see [Figure 7.](#page-10-0) A 4-bit Input Data Bus connects to four horizontal local buses distributed over four sector rows (plane 1). A 4-bit Output Data Bus connects to four horizontal local buses distributed over four sectors in the same column. A 5-bit Output Address Bus connects to five vertical express buses in the same column. Ain (input address) and Aout (output address) alternate positions in horizontally aligned RAM blocks. For the left-most RAM blocks, Aout is on the left and Ain is on the right. For the right-most RAM blocks, Ain is on the left and Aout is tied off, thus it can only be configured as a single port. For single-ported RAM, Ain is the READ/WRITE address port and Din is the (bi-directional) data port. Right-most RAM blocks can be used only for single-ported memories. WEN and OEN connect to the vertical express buses in the same column.

Figure 7. RAM Connections (One Ram Block)

Reading and writing of the 10 ns 32 x 4 dual-port FreeRAM are independent of each other. Reading the 32 x 4 dual-port RAM is completely asynchronous. Latches are transparent; when Load is logic 1, data flows through; when Load is logic 0, data is latched. These latches are used to synchronize Write Address, Write Enable Not, and Din signals for a synchronous RAM. Each bit in the 32 x 4 dual-port RAM is also a transparent latch. The front-end latch and the memory latch together form an edge-triggered flip flop. When a nibble (bit = 7) is (Write) addressed and LOAD is logic 1 and \overline{WE} is logic 0, data flows through the bit. When a nibble is not (Write) addressed or LOAD is logic 0 or \overline{WE} is logic 1, data is latched in the nibble. The two CLOCK muxes are controlled together; they both select CLOCK (for a synchronous RAM) or they both select "1" (for an asynchronous RAM). CLOCK is obtained from the clock for the sector-column immediately to the left and immediately above the RAM block. Writing any value to the RAM clear byte during configuration clears the RAM (see the "AT40K Configuration Series" application note at www.atmel.com).

[Figure 9 on page 13](#page-12-0) shows an example of a RAM macro constructed using the AT40K/AT40KLV's FreeRAM cells. The macro shown is a 128 x 8 dual-ported asynchronous RAM. Note the very small amount of external logic required to complete the address decoding for the macro. Most of the logic cells (core cells) in the sectors occupied by the RAM will be unused: they can be used for other logic in the design. This logic can be automatically generated using the macro generators.

2-to-4 Decoder Read Address Dout(0) $\overline{\bigcirc}$ llo ਰ ਗ ि ਰ ਗ $\overline{\circ}$ $\overline{\circ}$ 히 लि \circ official \circ 10 ा ा ा Dout(1) $\overline{\circ}$ $\overline{\circ}$ $\overline{\circ}$ ि $\overline{\circ}$ $\overline{\circ}$ $\overline{\mathbb{D}}$ $\overline{\circ}$ 히 ि \circ official \circ \overline{O} 10 \circ ा० $\overline{\circ}$ ा Dout(2) ਰ ਗ ਰ ਗ $\overline{\circ}$ $\overline{\bigcirc}$ \circ $\overline{\circ}$ \circ office ा \bigcirc \bigcirc 10 0 10 \bigcirc \circ Dout(3) $\overline{\bigcirc}$ $\overline{\circ}$ of $\overline{\circ}$ $\overline{\bigcirc}$ $\overline{\circ}$ TII $\overline{\circ}$ To \circ office \bigcirc Ш ा ा ╥ $\overline{\circ}$ ा \blacksquare $\overline{\bigcirc}$ T lO Din Dout Din Dout | | | | | | | | | Din Dout Din Dout out Ain Aout Aout Ain Ain Aout WEN WEN WEN WEN OEN OEN OEN OEN Dout(4) $\overline{\bigcirc}$ $\overline{\circ}$ $\overline{1}$ O ਰ ਗ ि $\overline{\circ}$ \circ $\overline{\circ}$ $\overline{\bigcirc}$ न्न $\overline{\bigcirc}$ \circ ा ा $\overline{\circ}$ $\overline{\circ}$ $\overline{\circ}$ of $\overline{\circ}$ $\overline{\circ}$ Dout(5) $\overline{\circ}$ offic ांठ $\overline{\circ}$ $\overline{\circ}$ $\overline{\circ}$ ाठ ਰ ਗ \circ office \circ \circ $\overline{\circ}$ $\overline{\circ}$ $\overline{\circ}$ ा० Dout(6) \bigcirc $\overline{\circ}$ 히 $\overline{\circ}$ $\overline{\circ}$ ा $\overline{\circ}$ 히 $\overline{\bigcirc}$ व⊪ा $\overline{\circ}$ \bigcirc ा ा $\overline{\circ}$ $\overline{\circ}$ O O \bigcirc Dout(7) $\overline{\circ}$ offic ਰ ਰ ਰ ਗ $\overline{\bigcirc}$ $\overline{\circ}$ $\overline{\circ}$ ा ा TTTT $\overline{\bigcirc}$ <u>olllo </u> $\overline{\circ}$ ा IO \bigcirc Π \blacksquare Ш Ш o Din Dout Din Dout Din Dout Din Dout Ain Aout Aout Ain Ain Aout Aout Ain Local Buses WEN WEN WEN OEN WEN OEN Express Buses OEN OEN Dedicated Connections

Figure 9. RAM Example: 128 x 8 Dual-potted RAM (Asynchronous) RAM Example: 128 x 8 Dual-ported RAM (Asynchronous)

<u>Almet</u>

2-to-4 Decoder

Din(0) $Din(1)$ Din(2) $Din(3)$

Write Address

WE

 $Din(4)$ Din(5) Din(6) Din(7)

Clocking Scheme There are eight Global Clock buses (GCK1 - GCK8) on the AT40K/AT40KLV FPGA. Each of the eight dedicated Global Clock buses is connected to one of the dual-use Global Clock pins. Any clocks used in the design should use global clocks where possible: this can be done by using Assign Pin Locks to lock the clocks to the Global Clock locations. In addition to the eight Global Clocks, there are four Fast Clocks (FCK1 - FCK4), two per edge column of the array for PCI specification.

> Each column of an array has a "Column Clock mux" and a "Sector Clock mux". The Column Clock mux is at the top of every column of an array and the Sector Clock mux is at every four cells. The Column Clock mux is selected from one of the eight Global Clock buses. The clock provided to each sector column of four cells is inverted, non-inverted or tied off to "0", using the Sector Clock mux to minimize the power consumption in a sector that has no clocks. The clock can either come from the Column Clock or from the Plane 4 express bus, see [Figure 10 on page 15](#page-14-0). The extreme-left Column Clock mux has two additional inputs, FCK1 and FCK2, to provide fast clocking to left-side I/Os. The extreme-right Column Clock mux has two additional inputs as well, FCK3 and FCK4, to provide fast clocking to right-side I/Os.

> The register in each cell is triggered on a rising clock edge by default. Before configuration on power-up, constant "0" is provided to each register's clock pins. After configuration on power-up, the registers either set or reset, depending on the user's choice.

> The clocking scheme is designed to allow efficient use of multiple clocks with low clock skew, both within a column and across the core cell array.

Figure 10. Clocking (for One Column of Cells)

Set/Reset Scheme The AT40K/AT40KLV family reset scheme is essentially the same as the clock scheme except that there is only one Global Reset. A dedicated Global Set/Reset bus can be driven by any User I/O, except those used for clocking (Global Clocks or Fast Clocks). The automatic placement tool will choose the reset net with the most connections to use the global resources. You can change this by using an RSBUF component in your design to indicate the global reset. Additional resets will use the express bus network.

> The Global Set/Reset is distributed to each column of the array. Like Sector Clock mux, there is Sector Set/Reset mux at every four cells. Each sector column of four cells is set/reset by a Plane 5 express bus or Global Set/Reset using the Sector Set/Reset mux, see [Figure 11 on page 17](#page-16-0). The set/reset provided to each sector column of four cells is either inverted or non-inverted using the Sector Reset mux.

> The function of the Set/Reset input of a register is determined by a configuration bit in each cell. The Set/Reset input of a register is active low (logic 0) by default. Setting or Resetting of a register is asynchronous. Before configuration on power-up, a logic 1 (a high) is provided by each register (i.e., all registers are set at power-up).

Figure 11. Set/Reset (for One Column of Cells)

Any User I/O can Drive Global Set/Reset Lone

I/O Structure

Figure 13. South I/O (Mirrored for North I/O) AT40K/AT40KLV

(a) Secondary I/O

Figure 14. Northwest Corner (Similar for NE/SE/SW Corners) AT40K/AT40KLV

Absolute Maximum Ratings – 5V Commercial/Industrial* AT40K

*NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

DC and AC Operating Range – 5V Operation AT40K

DC Characteristics – 5V Operation Commercial/Industrial/Military AT40K

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 4.75V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 5.25V$, temperature = 0°C Maximum delays are the average of t_{PDLH} and t_{PDHL} .

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 4.75V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 5.25V$, temperature = 0°C Maximum delays are the average of t_{PDLH} and t_{PDHL} .

All input IO characteristics measured from a V_{H} of 50% of V_{DD} at the pad (CMOS threshold) to the internal V_{H} of 50% of V_{CC}. All output IO characteristics are measured as the average of t_{PDLH} and t_{PDHL} to the pad V_{IH} of 50% of V_{CC}.

All input IO characteristics measured from a V_{H} of 50% at the pad (CMOS threshold) to the internal V_{H} of 50% of V_{CC} . All output IO characteristics are measured as the average of t_{PDLH} and t_{PDHL} to the pad V_{HH} of 50% of V_{CC} .

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 4.75V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 5.25V$, temperature = 0°C Maximum delays are the average of t_{PDLH} and t_{PDHL} .

Clocks and Reset Input buffers are measured from a V_{IH} of 1.5V at the input pad to the internal V_{IH} of 50% of V_{CC}. Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 4.75V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 5.25V$, temperature = 0°C Maximum delays are the average of t_{PDLH} and t_{PDHL} .

FreeRAM Asynchronous Timing Characteristics

Single-port Write/Read

FreeRAM Synchronous Timing Characteristics

Single-port Write/Read

Absolute Maximum Ratings – 3.3V Commercial/Industrial* AT40KLV

*NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

DC and AC Operating Range – 3.3V Operation AT40KLV

DC Characteristics – 3.3V Operation Commercial/Industrial AT40KLV

Note: 1. Parameter based on characterization and simulation; it is not tested in production.

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 3.00V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 3.60V$, temperature = 0°C Maximum delays are the average of t_{PDLH} and t_{PDHL} .

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 3.0V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 3.6V$, temperature = 0°C

Maximum delays are the average of t_{PDLH} and t_{PDHL} .

All input IO characteristics measured from a V_{H} of 50% of V_{DD} at the pad (CMOS threshold) to the internal V_{H} of 50% of V_{DD} . All output IO characteristics are measured as the average of t_{PDLH} and t_{PDHL} to the pad V_{IH} of 50% of V_{DD}.

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 3.0V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 3.6V$, temperature = 0°C Maximum delays are the average of t_{PDLH} and t_{PDHL} .

Clocks and Reset Input buffers are measured from a V_{IH} of 1.5V at the input pad to the internal V_{IH} of 50% of V_{CC}. Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case: $V_{CC} = 3.0V$, temperature = 70°C Minimum times based on best case: $V_{CC} = 3.6V$, temperature = 0°C

Notes: 1. CMOS buffer delays are measured from a V_{IH} of 1/2 V_{CC} at the pad to the internal V_{IH} at A. The input buffer load is constant.

2. Buffer delay is to a pad voltage of 1.5V with one output switching.

3. Parameter based on characterization and simulation; not tested in production.

4. Exact power calculation is available in Atmel FPGA Designer software.

3. On-chip tri-state.

nection to any specific package pin.

2. This package has an inverted die.

3. On-chip tri-state.

2. This package has an inverted die.

3. On-chip tri-state.

2. This package has an inverted die.

3. On-chip tri-state.

2. This package has an inverted die.

2. This package has an inverted die.

nection to any specific package pin. 2. This package has an inverted die.

2. This package has an inverted die.

2. This package has an inverted die.

3. Shared with TSTCLK. No Connect.

2. This package has an inverted die.

3. Shared with TSTCLK. No Connect.

2. This package has an inverted die.

3. Shared with TSTCLK. No Connect.

3. Shared with TSTCLK. No Connect.

Power and Ground Pinouts for 352 SBGA[\(1\)](#page-51-0)

Note: 1. In SBGA packages, Power and Ground pins do not connect directly to die. They connect to Power and Ground planes inside the package.

Part/Package Availability and User I/O Counts (including Dual-function Pins)

Note: 1. Devices in same package are pin-to-pin compatible.

AT40K05/AT40K05LV Ordering Information

Note: 1. For military parts, contact Atmel at fpga@atmel.com.

AT40K10/AT40K10LV Ordering Information

Note: 1. For military parts, contact Atmel at fpga@atmel.com.

AT40K20/AT40K20LV Ordering Information

Note: 1. For military parts, contact Atmel at fpga@atmel.com

AT40K40/AT40K40LV Ordering Information

Note: 1. For military parts, contact Atmel at fpga@atmel.com.

Packaging Information

84J – PLCC

100T1 – TQFP

100Q4 – PQFP

144L1 – LQFP

160Q1 – PQFP

208Q1 – TQFP

240Q1 – PQFP

304Q1 – PQFP

352C1 – SBGA

Atmel Headquarters Atmel Operations

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers 2325 Orchard Parkway

San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

Atmel Programmable SLI Hotline (408) 436-4119

Atmel Programmable SLI e-mail fpga@atmel.com

FAQ

Available on web site

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL[®] and Cache Logic[®] are the registered trademarks of Atmel. FreeRAM™ and QuickChange are the trademarks of Atmel.

Concept®, Verilog® and OrCAD® are the registered trademarks of Cadence Design Systems, Inc.; Mentor® and Veribest® are the registered trademarks of Mentor Graphics; Exemplar™ is the trademark of Mentor Graphics; Synario™ is the trademark of Data I/O Corporation; Synopsys® is the registered trademark of Synopsis, Inc.; Viewlogic™ is the trademark of Viewlogic Systems, Inc.; Synplicity® is the registered trademark of Synplify, Inc. Other terms and product names may be the trademarks of others.

Printed on recycled paper.

e-mail

literature@atmel.com

Web Site http://www.atmel.com