

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



PSoC CY8C20xx7/S, CY8C20055 TRM

PSoC® CY8C20xx7/S, CY8C20055

Technical Reference Manual (TRM)

Document No. 001-79551 Rev. *B

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 www.cypress.com



Copyrights

© Cypress Semiconductor Corporation, 2012-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice.

Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Content Overview



Section	A: Overview	12
1.	Pin Information	18
Section	B: PSoC Core	24
2.	CPU Core (M8C)	27
3.	Supervisory ROM (SROM)	
4.	RAM Paging	
5.	Interrupt Controller	45
6.	General Purpose I/O (GPIO)	52
7.	System Performance Controller (SPC)	59
8.	Internal Main Oscillator (IMO)	
9.	Internal Low Speed Oscillator (ILO)	
	External Crystal Oscillator (ECO)	
11.	Sleep and Watchdog	71
Section	C: CapSense [®] System	80
	CapSense Module	82
	I/O Analog Multiplexer	
14.	Comparators	99
Section	D: System Resources	104
	Digital Clocks	107
	I ² C Slave	
	System Resets	
	POR and LVD	
	SPI	
	Programmable Timer	
Section	E: Registers	160
	Register Reference	
Section	F: Glossary	253
Index		269

Contents



Sectio	n A: O	erview		12
1.		nformation		18
	1.1			
			8C20237, CY8C20247, CY8C20055 PSoC 16-Pin SOIC (8K, 16K) Par	
			8C20237, CY8C20247, CY8C20055 16-Pin QFN Part Pinout	
			8C20337, CY8C20347 PSoC 24-Pin Part Pinout	
			8C20437, CY8C20447, CY8C20467 PSoC 32-Pin Part Pinout	
			8C20637, CY8C20647, CY8C20667 PSoC 48-Pin Part Pinout 8C20747, CY8C20767 PSoC 30-Ball Part Pinout	
Sectio	n R· PS	oC Core	50207 11, 0100207 07 1 000 00 Dail 1 air 1 iii 0 air 1 iii 1 iii 1 ii 1 ii 1 ii 1 ii 1 i	24
				27
2.		Core (M8C	•	_ -
	2.1		· · ·	
	2.2		gisters	
	2.3 2.4		Dates	
	2.4 2.5		Set SummaryFormats	
	2.5		e-Byte Instructions	
			p-Byte Instructions	
			ee-Byte Instructions	
	2.6		efinitions	
	2.0		U_F Register	
			ated Registers	
3.	Supe	rvisory RC	OM (SROM)	33
	3.1	Architectur	al Description	33
			litional SROM Feature	
		3.1.2 SR	OM Function Descriptions	34
		3.1.	2.1 SWBootReset Function	34
		3.1.	2.2 ReadBlock Function	
		3.1.		
		3.1.		
		3.1.		
		3.1.		
		3.1.		
		3.1.		
		3.1.		
			2.10 Calibrate1 Function	
			2.11 WriteAndVerify Function	
		3.1.	2.12 HWBootReset Function	38



	3.2	Register Definitions	38
4.	RAM	Paging	39
	4.1	Architectural Description	39
		4.1.1 Basic Paging	
		4.1.2 Stack Operations	
		4.1.3 Interrupts	
		4.1.4 MVI Instructions	
		4.1.5 Current Page Pointer	
		4.1.6 Index Memory Page Pointer	
	4.2	Register Definitions	
		4.2.1 TMP_DRx Registers	
		4.2.2 CUR_PP Register	
		4.2.3 STK_PP Register	
		4.2.4 IDX_PP Register	
		4.2.5 MVR_PP Register	
		4.2.6 MVW_PP Register	
		4.2.7 Related Registers	
		112.17 Tradition Fragilities	
5.	Interi	rupt Controller	45
•.		•	_
	5.1	Architectural Description	
	<i>-</i> 0	5.1.1 Posted versus Pending Interrupts	
	5.2	Application Overview	
	5.3	Register Definitions	
		5.3.1 INT_CLR0 Register	
		5.3.2 INT_CLR1 Register	
		5.3.3 INT_CLR2 Register	
		5.3.4 INT_MSK0 Register	
		5.3.5 INT_MSK1 Register	
		5.3.6 INT_MSK2 Register	
		5.3.7 INT_SW_EN Register	
		5.3.8 INT_VC Register	
		5.3.9 Related Registers	51
6.	Gene	ral Purpose I/O (GPIO)	52
	6.1	Architectural Description	
		6.1.1 General Description	53
		6.1.2 Digital I/O	
		6.1.3 Analog and Digital Inputs	53
		6.1.4 Port 1 Distinctions	53
		6.1.5 Port 0 Distinctions	54
		6.1.6 GPIO Block Interrupts	54
		6.1.6.1 Interrupt Modes	
		6.1.7 Data Bypass	
	6.2	Register Definitions	56
		6.2.1 PRTxDR Registers	56
		6.2.2 PRTxIE Registers	56
		6.2.3 PRTxDMx Registers	57
		6.2.4 IO_CFG1 Register	58
		6.2.5 IO_CFG2 Register	58
7	Svete	em Performance Controller (SPC)	59
• •	7.1	Architectural Description	
	7.1 7.2	Application Overview	
	1.4	Application Overview	



	7.2.1 Use of the Application Interface	60
	7.2.2 Status Codes	60
	7.2.3 ADC User Module Usage	61
8. Inte	ernal Main Oscillator (IMO)	62
8.	·	
8.2	11	
	8.2.1 Trimming the IMO	62
	8.2.2 Engaging Slow IMO	62
8.3	3 Register Definitions	63
	8.3.1 IMO_TR Register	63
	8.3.2 CPU_SCR1 Register	64
	8.3.3 OSC_CR2 Register	64
	8.3.4 Related Registers	64
9. Inte	ernal Low Speed Oscillator (ILO)	65
9.	1 Architectural Description	65
9.2	2 Register Definitions	66
	9.2.1 ILO_TR Register	
10. Ext	ernal Crystal Oscillator (ECO)	67
10	1.1 Architectural Description	67
10	0.2 Application Overview	
10	0.3 Register Definitions	
	10.3.1 ECO_ENBUS Register	
	10.3.2 ECO_TRIM Register	
	10.3.3 ECO_CFG Register	
	10.3.4 Related Registers	
10	0.4 Usage Modes and Guidelines	
11. Sle	ep and Watchdog	71
11	.1 Architectural Description	71
	11.1.1 Sleep Control Implementation Logic	
	11.1.1.1 Wakeup Logic	
	11.1.2 Sleep Timer	
11	.2 Application Overview	
	.3 Register Definitions	
	11.3.1 RES_WDT Register	
	11.3.2 SLP_CFG Register	
	11.3.3 SLP_CFG2 Register	
	11.3.4 SLP_CFG3 Register	
	11.3.5 Related Registers	
11	.4 Timing Diagrams	
• •	11.4.1 Sleep Sequence	
	11.4.2 Wakeup Sequence	
	11.4.3 Bandgap Refresh	
	11.4.4 Watchdog Timer	
ion C:(CapSense [®] System	80
12. Cai	oSense Module	82
-	2.1 Architectural Description	
12	12.1.1 Types of CapSense Approaches	
	,poo o: capeo.ioo / ipp.oao.ioo	



	12.1.1.1 Positive Charge Integration	82
	12.1.1.2 Successive Approximation	83
	12.1.1.3 Negative Charge Integration	84
	12.1.1.4 Sigma Delta	85
	12.1.2 Shield support for CSD	86
	12.1.3 IDAC	87
	12.1.4 CapSense Counter	87
	12.1.4.1 Operation	
12.2	Register Definitions	
	12.2.1 CS_CR0 Register	
	12.2.2 CS_CR1 Register	
	12.2.3 CS_CR2 Register	90
	12.2.4 CS_CR3 Register	
	12.2.5 CS_CNTL Register	
	12.2.6 CS_CNTH Register	
	12.2.7 CS_STAT Register	
	12.2.8 CS_TIMER Register	
	12.2.9 CS_SLEW Register	
	12.2.10PRS_CR Register	
	12.2.11IDAC1_CODE Register	
	12.2.12IDAC0_CODE	
	12.2.13IDAC_SHLD_DFT Register	
	12.2.14IDAC_BYPASS Register	
	12.2.15RO_TR Register	
12.3	Timing Diagrams	
13. I/O A	nalog Multiplexer	97
	Architectural Description	
	Register Definitions	
13.2	13.2.1 MUX_CRx Registers	
	10.2.1 MOX_OTA Registers	90
14. Com		99
14.1	Architectural Description	99
14.2	Register Definitions	101
	14.2.1 CMP_RDC Register	101
	14.2.2 CMP_MUX Register	101
	14.2.3 CMP_CR0 Register	102
	14.2.4 CMP_CR1 Register	102
	14.2.5 CMP_LUT Register	103
Section D. Sv	vstem Resources	104
Section D. Sy	Stelli Resources	104
_	al Clocks	107
15.1	Architectural Description	
	15.1.1 Internal Main Oscillator	107
	15.1.2 Internal Low Speed Oscillator	107
	15.1.3 External Clock	
	15.1.3.1 Switch Operation	
15.2	Register Definitions	110
	15.2.1 MISC_CR Register	
	10.2.1 IVIIOO_OITTegistei	_
	15.2.2 OUT_P0 Register	
		110
	15.2.2 OUT_P0 Register	110 110
	15.2.2 OUT_P0 Register 15.2.3 OUT_P1 Register	110 110 111



16.	I ² C SI	lave	113
	16.1	Architectural Description	113
		16.1.1 Basic I ² C Data Transfer	114
	16.2	Application Overview	
		16.2.1 Slave Operation	
		16.2.2 EZI2C Mode	
	16.3		
		16.3.1 I2C_XCFG Register	
		16.3.2 I2C_XSTAT Register	
		16.3.3 I2C_ADDR Register	120
		16.3.4 I2C_BP_EZ_CFG Register	120
		16.3.5 I2C_CP Register	
		16.3.6 CPU_BP Register	121
		16.3.7 CPU_CP Register	121
		16.3.8 I2C_BUF Register	121
		16.3.9 I2C_CFG Register	122
		16.3.10I2C_SCR Register	123
		16.3.11I2C_DR Register	125
	16.4	Timing Diagrams	126
		16.4.1 Clock Generation	
		16.4.2 Status Timing	127
		16.4.3 Slave Stall Timing	
		16.4.4 Implementation	
		16.4.4.1 Recommended I2C Implementation in Sleep Mode	
		16.4.5 Compatibility Mode Configuration	128
17.	•	em Resets	130
		Architectural Description	
	17.2	Pin Behavior During Reset	
		17.2.1 GPIO Behavior on Power Up	
		17.2.2 Powerup External Reset Behavior	
	47.0	17.2.3 GPIO Behavior on External Reset	
	17.3	5	
		17.3.1 CPU_SCR1 Register	
	17 1	17.3.2 CPU_SCR0 Register	
	17.4	Timing Diagrams	
		17.4.1 Fower Off Reset	
		17.4.3 Watchdog Timer Reset	
		17.4.4 Reset Details	
	17.5		
	17.5	rowei woues	137
18.	POR a	and LVD	138
	18.1	Architectural Description	138
	18.2	Register Definitions	139
		18.2.1 VLT_CR Register	139
		18.2.2 VLT_CMP Register	140
40	SPI		4 4 4
ıIJ.	_		141
	19.1	Architectural Description	
		19.1.1 SPI Protocol Function	
		19.1.1.1 SPI Protocol Signal Definitions	142
		19.1.2 SPI Master Function	



	19.1.2.1 Usability Exceptions	
	19.1.2.2 Block Interrupt	142
	19.1.3 SPI Slave Function	142
	19.1.3.1 Usability Exceptions	
	19.1.3.2 Block Interrupt	
	19.1.4 Input Synchronization	143
	19.2 Register Definitions	143
	19.2.1 SPI_TXR Register	143
	19.2.2 SPI_RXR Register	144
	19.2.2.1 SPI Master Data Register Definitions	144
	19.2.2.2 SPI Slave Data Register Definitions	144
	19.2.3 SPI_CR Register	145
	19.2.3.1 SPI Control Register Definitions	145
	19.2.4 SPI_CFG Register	146
	19.2.4.1 SPI Configuration Register Definitions	146
	19.2.5 Related Registers	146
	19.3 Timing Diagrams	147
	19.3.1 SPI Mode Timing	147
	19.3.2 SPIM Timing	148
	19.3.3 SPIS Timing	153
20. P	rogrammable Timer	156
	20.1 Architectural Description	156
	20.1.1 Operation	
2	20.2 Register Definitions	
	20.2.1 PT0_CFG Register	
	20.2.2 PT1_CFG Register	158
	20.2.3 PT2_CFG Register	159
	20.2.4 PTx_DATA0 Register	159
	20.2.5 PTx_DATA1 Register	159
_		
Section E:	Registers	160
04 5		40.4
	legister Reference	164
	21.1 Maneuvering Around the Registers	
2	21.2 Register Conventions	164
2	21.3 Bank 0 Registers	
	21.3.1 PRTxDR	
	21.3.2 PRTxIE	
	21.3.3 SPI_TXR	
	21.3.4 SPI_RXR	
	21.3.5 SPI_CR	
	21.3.6 IDAC0_CODE	
	21.3.7 AMUX_CFG	
	21.3.8 CMP_RDC	
	21.3.9 CMP_MUX	
	21.3.10CMP_CR0	
	21.3.11CMP_CR1	
	21.3.12CMP_LUT	
	21.3.13CS_CR0	
	21.3.14CS_CR1	
	21.3.15CS_CR2	
	21.3.16CS_CR3	
	21.3.17CS_CNTL	183



	21.3.18CS_CNTH	.183
	21.3.19CS STAT	.184
	21.3.20CS TIMER	.185
	21.3.21CS SLEW	
	21.3.22PRS CR	
	21.3.23PT0 CFG	
	21.3.24PTx DATA1	
	21.3.25PTx DATA0	
	21.3.26PT1 CFG	
	21.3.27PT2 CFG	
	21.3.28I2C XCFG	
	21.3.29I2C_XSTAT	
	21.3.30I2C ADDR	
	21.3.31I2C BP EZ CFG	
	21.3.32I2C CP	
	21.3.33CPU BP	
	21.3.34CPU CP	
	21.3.35I2C_BUF	
	21.3.36CUR_PP	
	21.3.37STK_PP	
	21.3.38IDX_PP	
	21.3.39MVR_PP	
	21.3.40MVW_PP	
	21.3.41I2C_CFG	
	21.3.42I2C_SCR	
	21.3.43I2C_DR	
	21.3.44INT_CLR0	
	21.3.45INT_CLR1	
	21.3.46INT_CLR2	
	21.3.47INT_MSK2	.214
	21.3.48INT_MSK1	.215
	21.3.49INT_MSK0	.216
	21.3.50INT_SW_EN	.217
	21.3.51INT VC	.218
	21.3.52RES WDT	
	21.3.53CPU F	
	21.3.54IDAC1 CODE	
	21.3.55CPU_SCR1	
	21.3.56CPU SCR0	
214	Bank 1 Registers	
	21.4.1 PRTxDM0	
	21.4.2 PRTxDM1	
	21.4.3 SPI_CFG	
	21.4.4 MISC CR1	
	21.4.5 PMAx WA	
	21.4.6 PMAx RA	
	-	
	21.4.7 TMP_DRx	
	21.4.8 OUT_P0	
	21.4.9 ECO_ENBUS	
	21.4.10ECO_TRIM	
	21.4.11MUX_CRx	
	21.4.12IO_CFG1	
	21.4.13OUT_P1	
	21.4.14IO_CFG2	
	21.4.15OSC CR0	.240



21.4.16ECO_CFG	241
21.4.170SC CR2	242
21.4.18VLT_CR	243
21.4.19VLT_CMP	
21.4.20IMO_TR	245
21.4.21ILO TR	246
21.4.22SLP_CFG	247
21.4.23SLP_CFG2	248
21.4.24SLP_CFG3	249
21.4.25RO_TR	
21.4.26IDAC_SHLD_DFT	251
21.4.27IDAC_BYPASS	252
Section F: Glossary	253
ndex	269

Section A: Overview



The PSoC family consists of many Programmable System-on-Chip with On-Chip Controller devices. The CapSensePLUS CY8C20X37, CY8C20X47, CY8C20x67, and CY8C20055 devices have fixed analog and digital resources in addition to a fast CPU, Flash program memory, and SRAM data memory to support various CapSense® algorithms.

For the most up-to-date ordering, pinout, packaging, or electrical specification information, refer to the datasheet. For the most current technical reference manual information and newest product documentation, go to the Cypress web site at http://www.cypress.com Documentation.

This section contains:

-	Pin Information on page 18.

Document Organization

This manual is organized into sections and chapters, according to functionality. Each section contains a top-level architectural diagram and a register summary (if applicable). Most chapters within the sections have an introduction, an architectural/application description, register definitions, and timing diagrams. The sections are as follows:

- **Overview** Presents the top-level architecture, helpful information to get started, and document history and conventions. The PSoC device *pinouts* are detailed in the chapter Pin Information, on page 18.
- **Core** Describes the heart of the device in various chapters, beginning with an architectural overview and a summary list of registers pertaining to the core.
- CapSense System Describes the configurable PSoC CapSense system in various chapters, beginning with an architectural overview and a summary list of registers pertaining to the CapSense system.
- **System Resources** Presents additional system resources, beginning with an overview and a summary list of registers pertaining to system resources.
- **Registers** Lists all PSoC device registers in register mapping tables, and presents bit-level detail of each register in its own Register Reference chapter. Where applicable, detailed register descriptions are also located in each chapter.
- **Glossary** Defines the specialized terminology used in this manual. Glossary terms are presented in **bold**, **italic font** throughout this manual.
- Index Lists the location of key topics and elements that constitute and empower the devices.



Top Level Architecture

The PSoC block diagram on the next page illustrates the top-level architecture of the CapSensePLUS CY8C20X37, CY8C20X47, CY8C20X67, and CY8C20055 devices. Each major grouping in the diagram is covered in this manual in its own section: PSoC Core, CapSense System, and the System Resources. Banding these three main areas together is the communication network of the system *bus*.

PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses the **SRAM** for data storage, an **interrupt** controller for easy program execution to new addresses, sleep and watchdog timers, a regulated 3.0V output option is provided for Port 1 I/Os, and multiple **clock** sources that include the IMO (internal main oscillator) and ILO (internal low speed oscillator) for precision, programmable clocking.

The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four MIPS 8-*bit* Harvard architecture microprocessor. Within the CPU core are the *SROM* and *Flash* memory components that provide flexible programming.

PSoC GPIOs provide connection to the CPU and the CapSense resources of the device. Each pin's drive mode is selectable from four options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on low level and change from last read.

CapSense® System

The CapSense System is composed of comparators, reference drivers, I/O multiplexers, and digital logic to support various capacitive sensing algorithms. Various reference selections are provided. Digital logic is mainly comprised of counters and timers.

System Resources

The System Resources provide additional PSoC capability. These system resources include:

- Digital clocks to increase the flexibility of the PSoC programmable system-on-chip.
- I2C functionality with "no bus stalling."
- Various system resets supported by the M8C.
- Power-On-Reset (POR) circuit protection.
- SPI master and slave functionality.
- A programmable timer to provide periodic interrupts.
- Clock boost network providing a stronger signal to switches.


CY8C20055 device distinctions

The CY8C20055 is a 16-pin QFN/SOIC device with 8 KB flash and 1 KB SRAM. The following features are not supported.

- SPI (SPI chapter on page 141)
- ADC module (ADC User Module Usage on page 61)
- CapSense methods (12.1.1.1 Positive Charge Integration on page 82 to 12.1.1.3 Negative Charge Integration on page 84): Positive charge integration, CSA, and Negative charge integration



Top-Level Block Diagram





Getting Started

The quickest path to understanding PSoC is by reading the datasheet and using *PSoC Designer™ Integrated Development Environment (IDE)*. This manual is useful for understanding the details of the PSoC integrated circuit.

Important Note For the most up-to-date Ordering, Packaging, or Electrical Specification information, refer to the individual PSoC device's datasheet or go to http://www.cypress.com.

Support

Free support for PSoC products is available online at http://www.cypress.com. Resources include Training Seminars, Discussion Forums, Application Notes, TightLink Technical Support Email/Knowledge Base, and Application Support Technicians.

Technical Support can be reached at http://www.cypress.com/support.

Product Upgrades

Cypress provides scheduled upgrades and version enhancements for PSoC Designer free of charge. You can order the upgrades from your distributor on CD-ROM or download them directly from http://www.cypress.com under Software. Also provided are critical updates to system documentation under http://www.cypress.com >> Documentation.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, *C* compilers, and all accessories for PSoC development.

Document History

This section serves as a chronicle of the PSoC® CY8C20xx7/S. CY8C20055 Technical Reference Manual.

Technical Reference Manual History

Version/ Release Date	Originator	Description of Change		Description of Change	
** 21 June 2012 VAIR New Technical Reference Manual.		New Technical Reference Manual.			
		a. Updated OSC_CR2 register in Core Register Summary on page 25.			
		b. Updated the number of blocks per bank in Table 3-6 on page 35.			
	ASRI / RJVB	c. Added explanation on BLOCKID parameter in Checksum Function on page 37.			
*A June 2015		d. Updated description in Architectural Description on page 62.			
A Julie 2015		e. Updated OSC_CR2 register in System Resources Register Summary on page 105.			
		f. Updated description in External Clock on page 108.			
		g. Updated Figure 15-2, Figure 15-3, and description in Switch Operation on page 108.			
		h. Updated description for OSC_CR2 Register on page 69, 122 and 255.			
*B January 2019 TAVA Updated logo and copyright information		Updated logo and copyright information			



Documentation Conventions

There are only four distinguishing font types used in this manual, besides those found in the headings.

- The first is the use of *italics* when referencing a document title or file name.
- The second is the use of **bold italics** when referencing a term described in the Glossary of this manual.
- The third is the use of Times New Roman font, distinguishing equation examples.
- The fourth is the use of Courier New font, distinguishing code examples.

Register Conventions

The following table lists the register conventions that are specific to this manual. A more detailed set of register conventions is located in the Register Reference chapter on page 164.

Register Conventions

Convention	Example	Description
'x' in a register name	PRTxIE	Multiple instances/address ranges of the same register
R	R:00	Read register or bit(s)
W	W : 00	Write register or bit(s)
0	RO:00	Only a read/write register or bit(s).
L	RL: 00	Logical register or bit(s)
С	RC:00	Clearable register or bit(s)
00	RW:00	Reset value is 0x00 or 00h
XX	RW:XX	Register is not reset
0,	0,04h	Register is in bank 0
1,	1,23h	Register is in bank 1
X,	x,F7h	Register exists in register bank 0 and register bank 1
Empty, grayed- out table cell		Reserved bit or group of bits, unless otherwise stated

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah') and *hexadecimal* numbers may also be represented by a '0x' prefix, the *C* coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are *decimal*.

Units of Measure

This table lists the units of measure used in this manual.

Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibels
fF	femtofarads
Hz	hertz
k	kilo, 1000
К	2 ¹⁰ , 1024
KB	1024 bytes
Kbit	1024 bits
kHz	kilohertz (32.000)
kΩ	kilohms
MHz	megahertz
ΜΩ	megaohms
μА	microamperes
μF	microfarads
μs	microseconds
μV	microvolts
μVrms	microvolts root-mean-square
mA	milliamperes
ms	milliseconds
mV	millivolts
nA	nanoampheres
ns	nanoseconds
nV	nanovolts
Ω	ohms
pF	picofarads
рр	peak-to-peak
ppm	parts per million
sps	samples per second
σ	sigma: one standard deviation
V	volts



Acronyms

This table lists the acronyms that are used in this manual.

Acronyms

Acronym	Description
ABUS	analog output bus
AC	alternating current
ADC	analog-to-digital converter
API	Application Programming Interface
BC	broadcast clock
BR	bit rate
BRA	bus request acknowledge
BRQ	bus request
CBUS	comparator bus
CI	carry in
CMP	compare
СО	carry out
CPU	central processing unit
CRC	cyclic redundancy check
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
DI	digital or data input
DMA	direct memory access
DO	digital or data output
ECO	external crystal oscillator
FB	feedback
GIE	global interrupt enable
GPIO	general purpose I/O
ICE	in-circuit emulator
IDE	integrated development environment
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
IOR	I/O read
IOW	I/O write
IPOR	imprecise power on reset
IRQ	interrupt request
ISR	interrupt service routine
ISSP	in system serial programming
IVR	interrupt vector read
LFSR	linear feedback shift register
LRb	last received bit
LRB	last received byte
LSb	least significant bit
LSB	least significant byte
LUT	look-up table
MISO	master-in-slave-out
MOSI	master-out-slave-in
MSb	most significant bit
MSB	most significant byte

Acronyms (continued)

Acronym	Description
PCH	program counter high
PCL	program counter low
PD	power down
PMA	PSoC® memory arbiter
POR	power on reset
PPOR	precision power on reset
PRS	pseudo random sequence
PSoC®	Programmable System-on-Chip
PSSDC	power system sleep duty cycle
PWM	pulse width modulator
RAM	random access memory
RETI	return from interrupt
RO	relaxation oscillator
ROM	read only memory
RW	read/write
SAR	successive approximation register
SC	switched capacitor
SIE	serial interface engine
SE0	single-ended zero
SOF	start of frame
SP	stack pointer
SPI	serial peripheral interconnect
SPIM	serial peripheral interconnect master
SPIS	serial peripheral interconnect slave
SRAM	static random access memory
SROM	supervisory read only memory
SSADC	single slope ADC
SSC	supervisory system call
TC	terminal count
WDT	watchdog timer
WDR	watchdog reset
XRES	external reset

1. Pin Information



This chapter lists, describes, and illustrates all pins and pinout configurations for the CY8C20x67, CY8C20x47, CY8C20x37, and CY8C20055 PSoC devices. For up-to-date ordering, pinout, and packaging information, refer to the individual PSoC device's data sheet or go to http://www.cypress.com.

1.1 Pinouts


The PSoC devices are available in a variety of packages. Every **port** pin (labeled with a "P"), except for **Vss**, **Vdd**, and XRES in the following tables and illustrations, is capable of Digital I/O.

1.1.1 CY8C20237, CY8C20247, CY8C20055 PSoC 16-Pin SOIC (8K, 16K) Part Pinout

Table 1-1. 16-Pin SOIC (8K, 16K) Part Pinout

Pin	Ty	/pe		
No.	Digital	Analog	Name	Description
1	I/O	I	P0[3]	Integrating Input
2	I/O I		P0[1]	Integrating Input
3	I/O	1	P2[5]	
4	I/O	I	P2[3]	
5	I/O	I	P1[7]	
6	I/O	I	P1[5]	
7	I/O	I	P1[3]	
8	I/O I		P1[1]	ISSP CLK ¹ , I2C SCL, SPI MOSI ²
9	Power		V _{SS}	Ground connection
10	I/O	I	P1[0]	ISSP DATA ¹ , I2C SDA, SPI CLK ^{2, 3}
11	I/O	I	P1[2]	
12	I/O	I	P1[4]	Optional external clock (EXTCLK)
13	INPUT		XRES	Active high external reset with internal pull-down
14	I/O	I	P0[4]	
15	Power		V_{DD}	Supply voltage
16	I/O	1	P0[7]	

CY8C20237, CY8C20247, CY8C20055 PSoC Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1])line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES deasserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.

² SPI is not available in CY8C20055 device.

³ Alternate SPI clock.




1.1.2 CY8C20237, CY8C20247, CY8C20055 16-Pin QFN Part Pinout

Table 1-2. 16-Pin QFN/COL Part Pinout

Pin	Ту	pe	Nama	Decemention
No.	Digital	Analog	Name	Description
1	Ю	I	P2[5]	XTAL Out
2	Ю	ı	P2[3]	XTAL In
3	IOHR	1	P1[7]	I2C SCL, SPI SS ¹
4	IOHR	ı	P1[5]	I2C SDA, SPI MISO ¹
5	IOHR	I	P1[3]	SPI CLK ¹
6	IOHR	- 1	P1[1]	TC CLK ² , I2C SCL, SPI MOSI ¹
7	Pov	wer	Vss	Ground pin
8	IOHR	I	P1[0]	TC DATA ² , I2C SDA, SPI CLK ¹
9	IOHR	I	P1[2]	
10	IOHR	I	P1[4]	EXTCLK
11	Inp	out	XRES	Active high external reset with internal pull down
12	IOH	I	P0[4]	
13	Pov	wer	Vdd	Power pin
14	IOH	I	P0[7]	
15	IOH	I	P0[3]	Integrating input
16	IOH	I	P0[1]	Integrating input

CY8C20237, CY8C20247, CY8C20055 Devices



LEGEND A = Analog, I = Input, O = Output, H = 5 mA High Output Drive, R = Regulated Output Option.

¹ SPI is not available in CY8C20055 device.

 $^{^{2}\,\,}$ These are the ISSP pins, which are not High Z at POR (Power On Reset).




1.1.3 CY8C20337, CY8C20347 PSoC 24-Pin Part Pinout

Table 1-3. 24-Pin QFN Part Pinout²

Pin	Ту	pe	Name	Description
No.	Digital	Analog	Name	Description
1	10	I	P2[5]	XTAL Out
2	10	I	P2[3]	XTAL In
3	10	ı	P2[1]	
4	IOHR	I	P1[7]	I2C SCL, SPI SS
5	IOHR	I	P1[5]	I2C SDA, SPI MISO
6	IOHR	ı	P1[3]	SPI CLK
7	IOHR	I	P1[1]	TC CLK ¹ , I2C SCL, SPI MOSI
8			NC	No connection
9	Pov	wer	Vss	Ground pin
10	IOHR	I	P1[0]	TC DATA ¹ , I2C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	EXTCLK
13	IOHR	I	P1[6]	
14	Inp	out	XRES	Active high external reset with internal pull down
15	10	ı	P2[2]	
16	IOH	I	P2[4]	
17	IOH	ı	P0[0]	
18	IOH	I	P0[2]	
19	IOH	I	P0[4]	
20	Pov	wer	Vdd	Power pin
21	IOH	ı	P0[7]	
22	IOH	I	P0[3]	
23	IOH	I	Vss	Ground pin
24	IOH	I	P0[1]	Integrating input

CY8C20337, CY8C20347 PSoC Device



LEGEND A = Analog, I = Input, O = Output, H = 5 mA High Output Drive, R = Regulated Output Option.

¹ These are the ISSP pins, which are not High Z at POR (Power On Reset).

² The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.




1.1.4 CY8C20437, CY8C20447, CY8C20467 PSoC 32-Pin Part Pinout

Table 1-4. 32-Pin QFN Part Pinout²

Pin No.	Digital	Analog	Name	Description
1	IOH	ı	P0[1]	Integrating input
2	IO	ı	P2[5]	
3	Ю	ı	P2[3]	XTAL Out
4	Ю	ı	P2[1]	XTAL In
5	Ю	ı	P4[3]	
6	Ю	ı	P3[3]	
7	Ю	I	P3[1]	
8	IOHR	I	P1[7]	I2C SCL, SPI SS
9	IOHR	!	P1[5]	I2C SDA, SPI MISO
10	IOHR	ı	P1[3]	SPI CLK
11	IOHR	I	P1[1]	TC CLK ¹ , I2C SCL, SPI MOSI
12	Pov	ver	Vss	Ground pin
13	IOHR	I	P1[0]	TC DATA ¹ , I2C SDA, SPI CLK
14	IOHR	ı	P1[2]	
15	IOHR	!	P1[4]	EXTCLK
16	IOHR	1	P1[6]	
17	Inp	ut	XRES	Active high external reset with internal pull down
18	Ю		P3[0]	
19	Ю		P3[2]	
20	Ю	ı	P4[0]	
21	Ю	ı	P4[2]	
22	Ю	I	P2[0]	
23	Ю	I	P2[2]	
24	IOH	I	P2[4]	
25	IOH	I	P0[0]	
26	IOH	- 1	P0[2]	
27	IOH	- 1	P0[4]	
28	IOH	ı	P0[6]	
29	Pov	ver	Vdd	Power pin
30	IOH	ı	P0[7]	
31	IOH	I	P0[3]	Integrating input
32	Pov	ver	Vss	Ground pin

CY8C20437, CY8C20447, CY8C20467 Devices



LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

¹ These are the ISSP pins, which are not High Z at POR (Power On Reset).

The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.




1.1.5 CY8C20637, CY8C20647, CY8C20667 PSoC 48-Pin Part Pinout

Table 1-5. 48-Pin Part Pinout²

Pin Name Description No. 1 NC No connection 2 Ю P2[7] 3 Ю P2[5] XTAL Out P2[3] XTAL In 4 Ю 5 Ю ī P2[1] P4[3] 6 IO ī P4[1] 10 8 Ю P3[7] 9 Ю P3[5] 10 P3[3] Ю 11 10 P3[1] 12 IOHR P1[7] I2C SCL, SPI SS 13 IOHR I2C SDA, SPI MISO P1[5] 14 NC No connection 15 NC No connection 16 IOHR P1[3] SPI CLK 17 IOHR P1[1] TC CLK1, I2C SCL, SPI MOSI 18 Vss Power Ground pin 19 NC No connection 20 NC No connection 21 Vdd Power Power pin 22 IOHR P1[0] TC DATA¹, I2C SDA, SPI CLK 23 IOHR P1[2] 24 IOHR P1[4] **EXTCLK** 25 IOHR P1[6] 26 Input XRES Active high external reset with internal pull down 27 P3[0] Ю

CY8C20637, CY8C20647, CY8C20667 PSoC Devices



28	2	ı	P3[2]							
29	Ю	I	P3[4]							
30	Ю	I	P3[6]				ital	g		
31	Ю	I	P4[0]			Pin No.	Digit	Analog	Name	Description
32	Ю	I	P4[2]				Ω	₹		
33	Ю	I	P2[0]		4	11	Pov	ver	Vdd	Power pin
34	10	I	P2[2]		4	12			NC	No connection
35	10	I	P2[4]		4	13			NC	No connection
36			NC	No connection	4	14	IOH	ı	P0[7]	
37	IOH	I	P0[0]		4	1 5			NC	No connection
38	IOH	I	P0[2]		4	16	IOH	ı	P0[3]	Integrating input
39	IOH	I	P0[4]		4	17	Pov	ver	Vss	Ground pin
40	IOH	1	P0[6]		4	18	IOH	1	P0[1]	Integrating input

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

¹ These are the ISSP pins, which are not High Z at POR (Power On Reset).

The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.



1.1.6 CY8C20747, CY8C20767 PSoC 30-Ball Part Pinout

Table 1-6. 30-Ball Part Pinout (WLCSP)

Pin No.	Тур	е	Name	Description
	Digital	Analog		
A1	IOH	ı	P0[2]	
A2	IOH	ı	P0[6]	
A3	Power	•	Vdd	Supply voltage
A4	IOH	I	P0[1]	Integrating Input
A5	IO	I	P2[7]	
B1	IO	I	P4[2]	
B2	IOH	I	P0[0]	
B3	IOH	I	P0[4]	
B4	IOH	I	P0[3]	Integrating Input
B5	IO	I	P2[5]	Crystal Output (Xout)
C1	IO	I	P2[2]	
C2	IO	I	P2[4]	
C3	IOH	I	P0[7]	
C4	IOH	ı	P3[2]	
C5	IO	I	P2[3]	Crystal Input (Xin)
D1	IO	ı	P2[0]	
D2	IO	I	P3[0]	
D3	IO	ı	P3[1]	
D4	IO	I	P3[3]	
D5	IO	I	P2[1]	
E1	Input		XRES	Active high external reset with internal pull down
E2	IOHR	I	P1[6]	
E3	IOHR	I	P1[4]	Optional external clock input (EXT CLK)
E4	IOHR	I	P1[7]	I2C SCL, SPI SS
E5	IOHR	I	P1[5]	I2C SDA, SPI MISO
F1	IOHR	I	P1[2]	
F2	IOHR	I	P1[0]	ISSP DATA, I2C SDA, SPI CLK
F3	Power		Vss	Supply ground
F4	IOHR	I	P1[1]	ISSP CLK, I2C SCL, SPI MOSI
F5	IOHR	ı	P1[3]	SPI CLK

Section B: PSoC Core



The PSoC Core section discusses the core components of a PSoC device with a base part number of CY8C20x37, CY8C20x47, CY8C20x67, or CY8C20055 and the registers associated with those components. The core section covers the heart of the PSoC device, which includes the M8C *microcontroller*, SROM, interrupt controller, GPIO, and *SRAM* paging; multiple clock sources such as IMO and ILO; and sleep and watchdog functionality. This section includes these chapters:


- CPU Core (M8C) on page 27.
- Supervisory ROM (SROM) on page 33.
- RAM Paging on page 39.
- Interrupt Controller on page 45.
- General Purpose I/O (GPIO) on page 52.

- Internal Main Oscillator (IMO) on page 62.
- Internal Low Speed Oscillator (ILO) on page 65.
- External Crystal Oscillator (ECO), on page 67
- Sleep and Watchdog on page 71.

Top-Level Core Architecture

This figure displays the top level architecture of the PSoC core. Each component of the figure is discussed at length in this section.

PSoC Core Block Diagram





Core Register Summary

This table lists all the PSoC registers for the CPU core in *address* order within their system resource configuration. The grayed out bits are reserved bits. If you write these bits always write them with a value of '0'. For the core registers, the first 'x' in some *register* addresses represents either bank 0 or bank 1. These registers are listed throughout this manual in bank 0, even though they are also available in bank 1.

Summary Table of the Core Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access				
				M8C F	REGISTER (pa	ge 27)								
x,F7h	CPU_F	PgMo	de[1:0]	XIO_1	XIO		Carry	Zero	GIE	RL:02				
			R	AM PAGING (SRAM) REGIS	TERS (page	39)			<u> </u>				
x,6Ch	TMP_DR0			•		ta[7:0]				RW: 00				
x,6Dh	TMP_DR1					ta[7:0]				RW:00				
x,6Eh	TMP_DR2		Data[7:0]											
x,6Fh	TMP_DR3		Data[7:0]											
0,D0h	CUR PP		Page Bits[2:0]											
0,D1h	STK_PP							Page Bits[2:0]		RW:0				
0,D3h	IDX_PP							Page Bits[2:0]		RW:0				
0,D4h	MVR_PP							Page Bits[2:0]		RW:0				
0,D5h	MVW_PP							Page Bits[2:0]		RW:0				
			INTE	RRUPT CONT	TROLLER REG	SISTERS (pad	ge 45)							
0,DAh	INT_CLR0	I2C	Sleep	SPI	GPIO	Timer0	CapSense	Analog	V Monitor	RW: 00				
0,DBh	INT_CLR1	120	Осср	011	0110	Timero	Capocisc	Timer2	Timer1	RW:00				
0,DCh	INT CLR2							TIMOLE	Timori	RW: 00				
0,DEh	INT_MSK2									RW: 00				
0,DFh	INT_MSK1							Timer2	Timer1	RW: 00				
0,E0h	INT_MSK0	I2C	Sleep	SPI	GPIO	Timer0	CapSense	Analog	V Monitor	RW: 00				
0,E1h	INT_SW_EN					1		g	ENSWINT	RW:0				
0,E2h	INT VC				Pendina	Interrupt[7:0]				RC:00				
-,	_		GENER	RAL PURPOSI	E I/O (GPIO) R		page 56)							
0,00h	PRT0DR					ta[7:0]				RW: 00				
0,00H	PRT0IE					Enables[7:0]				RW:00				
0,04h	PRT1DR					ta[7:0]				RW:00				
0,05h	PRT1IE					Enables[7:0]				RW:00				
0,08h	PRT2DR				•	ta[7:0]				RW:00				
0,09h	PRT2IE					Enables[7:0]				RW:00				
0,0Ch	PRT3DR				•	ta[7:0]				RW:00				
0,0Dh	PRT3IE					Enables[7:0]				RW:00				
1,00h	PRT0DM0				•	1ode 0[7:0]				RW:00				
1,01h	PRT0DM1				Drive M	1ode 1[7:0]				RW:FF				
1,04h	PRT1DM0				Drive M	1ode 0[7:0]				RW:00				
1,05h	PRT1DM1				Drive M	1ode 1[7:0]				RW:FF				
1,08h	PRT2DM0				Drive M	1ode 0[7:0]				RW:00				
1,09h	PRT2DM1					1ode 1[7:0]				RW:FF				
1,0Ch	PRT3DM0				Drive M	1ode 0[7:0]				RW:00				
1,0Dh	PRT3DM1				Drive M	1ode 1[7:0]				RW:FF				
0,10h	PRTxDR				Da	ta[7:0]				RW:00				
0,11h	PRTxIE				Interrupt	Enables[7:0]				RW:00				
1,10h	PRTxDM0				Drive M	lode 0[7:0]				RW:00				
1,11h	PRTxDM1				Drive M	1ode 0[7:0]				RW:00				



Summary Table of the Core Registers (continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access	
1,DCh	IO_CFG1	StrongP		Rang	ge[1:0]	P1_LOW_ THRS	SPICLK_ON REG_EN		IOINT	RW: 00	
INTERNAL MAIN OSCILLATOR (IMO) REGISTER (page 63)											
1,E8h IMO_TR Trim[7:0]											
x,FEh	CPU_SCR1	IRESS			SLIM	[1:0]			IRAMDIS	#:00	
1,E2h	OSC_CR2				CLK48MEN		EXTCLKEN	RSVD		RW:00	
INTERNAL LOW SPEED OSCILLATOR (ILO) REGISTER (page 66)											
1,E9h	ILO_TR		PD_MODE	ILOFREQ	SATBIASB		Freq ⁻	Frim[3:0]		RW : 18	
			EXTERNAL C	RYSTAL OSC	CILLATOR (EC	O) REGISTE	RS (page 67)				
1,D2h	ECO_ENBUS						E	CO_ENBUS[2:0]	RW: 07	
1,D3h	ECO_TRIM				l l	ECO_XGM[2:	0]	ECO_LI	P[1:0]	RW:00	
1,E1h	ECO_CFG						ECO_LPM	ECO_EXW	ECO_EX	RW:00	
			SLEI	EP AND WAT	CHDOG REGI	STERS (page	: 75)				
0,E3h	RES_WDT				WDSL_	Clear[7:0]				W:00	
1,EBh	SLP_CFG	PSSD	PSSDC[1:0]								
1,ECh	SLP_CFG2					ALT_B	uzz [1:0]	I2C_ON	LSO_OFF	RW:00	
1,EDh	SLP_CFG3		DBL_TAPS	T2TA	P [1:0]	T1TA	AP [1:0]	T0TAP	[1:0]	RW: 0x7F	

- L The and f, expr; or f, expr; and xor f, expr instructions can be used to modify this register.

 x An "x" before the comma in the address field indicates that this register can be accessed or written to no matter what bank is used.

 C Clearable register or bit(s).

- R Read register or bit(s).
 W Write register or bit(s).

2. CPU Core (M8C)



This chapter explains the CPU Core, called the M8C, and its associated register. It covers the internal M8C registers, address spaces, *instruction* set and formats. For additional information concerning the M8C instruction set, refer to the *PSoC Designer Assembly Language User Guide* available at the Cypress web site (http://www.cypress.com). For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

2.1 Overview

The *M8C* is a four MIPS 8-bit Harvard architecture microprocessor. Selectable processor clock speeds up to 24 MHz enable you to tune the M8C to a particular application's performance and power requirements. The M8C supports a rich instruction set that allows for efficient low-level language support.

2.2 Internal Registers

The M8C has five internal registers that are used in program execution. Here is a list of these registers.

- Accumulator (A)
- Index (X)
- Program Counter (PC)
- Stack Pointer (SP)
- Flags (F)

All the internal M8C registers are 8 bits in width, except for the PC which is 16 bits wide. Upon **reset**, A, X, PC, and SP are reset to 00h. The Flag register (F) is reset to 02h, indicating that the Z **flag** is **set**.

With each **stack** operation, the SP is automatically incremented or decremented so that it always points to the next stack **byte** in RAM. If the last byte in the stack is at address FFh, the **stack pointer** wraps to RAM address 00h. It is the **firmware** developer's responsibility to ensure that the stack does not overlap with user defined variables in RAM.

With the exception of the F register, the M8C internal registers are not accessible via an explicit register address. The internal M8C registers are accessed using these instructions:

- MOV A, expr
- MOV X, expr
- SWAP A, SP
- OR F, expr
- JMP LABEL

The F register is read by using address F7h in either register bank

2.3 Address Spaces

The M8C has three address spaces: **ROM**, **RAM**, and registers. The ROM address space includes the Supervisory ROM (SROM) and the Flash. The ROM address space is accessed through its own address and **data bus**.

The ROM address space is composed of the Supervisory ROM and the on-chip Flash program store. Flash is organized into 128-byte blocks. Program store page boundaries are not an issue because the M8C automatically increments the 16-bit PC on every instruction. This makes the block boundaries invisible to user code. Instructions occurring on a 128-byte Flash page boundary (with the exception of JMP instructions) incur an extra M8C clock cycle, since the upper byte of the PC is incremented.

The register address space is used to configure the PSoC microcontroller's programmable blocks. It consists of two banks of 256 bytes each. To switch between banks, the XIO bit in the Flag register is set or cleared (set for Bank1, cleared for Bank0). The common convention is to leave the bank set to Bank0 (XIO cleared), switch to Bank1 as needed (set XIO), then switch back to Bank0.



2.4 Instruction Set Summary

The instruction set is summarized in both Table 2-1 and Table 2-2 (in numeric and *mnemonic* order, respectively), and serves as a quick reference. If more information is needed, the Instruction Set Summary tables are described in detail in the *PSoC Designer Assembly Language User Guide* (refer to the http://www.cypress.com web site).

Table 2-1. Instruction Set Summary Sorted Numerically by Opcode

Opcode Hex	Cycles	Bytes	Instruction Format	Flags	Opcode Hex	Cycles	Bytes	Instruction Format	Flags	Opcode Hex	Cycles	Bytes	Instruction Format	Flags
00	15	1	SSC		2D	8	2	OR [X+expr], A	Z	5A	5	2	MOV [expr], X	
01	4	2	ADD A, expr	C, Z	2E	9	3	OR [expr], expr	Z	5B	4	1	MOV A, X	Z
02	6	2	ADD A, [expr]	C, Z	2F	10	3	OR [X+expr], expr	Z	5C	4	1	MOV X, A	
03	7	2	ADD A, [X+expr]	C, Z	30	9	1	HALT		5D	6	2	MOV A, reg[expr]	Z
04	7	2	ADD [expr], A	C, Z	31	4	2	XOR A, expr	Z	5E	7	2	MOV A, reg[X+expr]	Z
05	8	2	ADD [X+expr], A	C, Z	32	6	2	XOR A, [expr]	Z	5F	10	3	MOV [expr], [expr]	
06	9	3	ADD [expr], expr	C, Z	33	7	2	XOR A, [X+expr]	Z	60	5	2	MOV reg[expr], A	
07	10	3	ADD [X+expr], expr	C, Z	34	7	2	XOR [expr], A	Z	61	6	2	MOV reg[X+expr], A	
08	4	1	PUSH A		35	8	2	XOR [X+expr], A	Z	62	8	3	MOV reg[expr], expr	
09	4	2	ADC A, expr	C, Z	36	9	3	XOR [expr], expr	Z	63	9	3	MOV reg[X+expr], expr	
0A	6	2	ADC A, [expr]	C, Z	37	10	3	XOR [X+expr], expr	Z	64	4	1	ASL A	C, Z
0B	7		ADC A, [X+expr]	C, Z	38	5	2	ADD SP, expr		65	7	2	ASL [expr]	C, Z
0C	7	2	ADC [expr], A	C, Z	39	5	2	CMP A, expr		66	8	2	ASL [X+expr]	C, Z
0D	8	2	ADC [X+expr], A	C, Z	3A	7	2	CMP A, [expr]	if (A=B) Z=1	67	4	1	ASR A	C, Z
0E	9	3	ADC [expr], expr	C, Z	3B	8	2	CMP A, [X+expr]	if (A <b) c="1</td"><td>68</td><td>7</td><td>2</td><td>ASR [expr]</td><td>C, Z</td></b)>	68	7	2	ASR [expr]	C, Z
0F	10	3	ADC [X+expr], expr	C, Z	3C	8	3	CMP [expr], expr	(A\B) C=1	69	8	2	ASR [X+expr]	C, Z
10	4	1	PUSH X		3D	9	3	CMP [X+expr], expr		6A	4	1	RLC A	C, Z
11	4	2	SUB A, expr	C, Z	3E	10	2	MVI A, [[expr]++]	Z	6B	7	2	RLC [expr]	C, Z
12	6	2	SUB A, [expr]	C, Z	3F	10	2	MVI [[expr]++], A		6C	8	2	RLC [X+expr]	C, Z
13	7		SUB A, [X+expr]	C, Z	40	4	1	NOP		6D	4		RRC A	C, Z
14	7	2	SUB [expr], A	C, Z	41	9	3	AND reg[expr], expr	Z	6E	7	2	RRC [expr]	C, Z
15	8		SUB [X+expr], A	C, Z	42	10	3	AND reg[X+expr], expr	Z	6F	8		RRC [X+expr]	C, Z
16	9	3	SUB [expr], expr	C, Z	43	9	3	OR reg[expr], expr	Z	70	4		AND F, expr	C, Z
17	10	3	SUB [X+expr], expr	C, Z	44	10	3	OR reg[X+expr], expr	Z	71	4	2	OR F, expr	C, Z
18	5	1	POP A	Z	45	9	3	XOR reg[expr], expr	Z	72	4	2	XOR F, expr	C, Z
19	4		SBB A, expr	C, Z	46	10		XOR reg[X+expr], expr	Z	73	4	1	CPL A	Z
1A	6		SBB A, [expr]	C, Z	47	8	3	TST [expr], expr	Z	74	4	1	INC A	C, Z
1B	7		SBB A, [X+expr]	C, Z	48	9	3	TST [X+expr], expr	Z	75	4	1	INC X	C, Z
1C	7		SBB [expr], A	C, Z	49	9	3	TST reg[expr], expr	Z	76	7	2	INC [expr]	C, Z
1D	8		SBB [X+expr], A	C, Z	4A	10	3	TST reg[X+expr], expr	Z	77	8	2	INC [X+expr]	C, Z
1E	9		SBB [expr], expr	C, Z	4B	5	1	SWAP A, X	Z	78	4		DEC A	C, Z
1F	10	3	SBB [X+expr], expr	C, Z	4C	7	2	SWAP A, [expr]	Z	79	4		DEC X	C, Z
20	5	1	POP X		4D	7	2	SWAP X, [expr]		7A	7		DEC [expr]	C, Z
21	4		AND A, expr	Z	4E	5	1	SWAP A, SP	Z	7B	8		DEC [X+expr]	C, Z
22	6		AND A, [expr]	Z	4F	4	1	MOV X, SP		7C	13	3	LCALL	
23	7		AND A, [X+expr]	Z	50	4			Z	7D	7	3	LJMP	
24	7		AND [expr], A	Z	51	5		MOV A, [expr]	Z	7E	10		RETI	C, Z
25	8		AND [X+expr], A	Z	52	6	2	MOV A, [X+expr]	Z	7F	8		RET	
26		3	AND [expr], expr	Z	53	5	2	MOV [expr], A		8x	5		JMP	
-	10	3	AND [X+expr], expr	Z	54	6	2	MOV [X+expr], A		9x	11		CALL	
28	11	1	ROMX	Z	55	8	3	MOV [expr], expr		Ax	5		JZ	
29	4	2	OR A, expr	Z	56	9	3	MOV [X+expr], expr		Вх	5		JNZ	
2A	6	2	OR A, [expr]	Z	57	4	2	MOV X, expr		Сх	5		JC	
2B		2	OR A, [X+expr]	Z	58	6	2	MOV X, [expr]		Dx	5		JNC	
2C	7		OR [expr], A	Z	59	7		MOV X, [X+expr]		Ex	7	2	JACC	
Not	e 1	Inte	rrupt acknowledge to Inter	rupt Vector tal	ole =	13 c	ycles	S		Fx	13	2	INDEX	Z

Note 2 The number of cycles required by an instruction is increased by one for instructions that span 128 byte page boundaries in the Flash memory space.



Table 2-2. Instruction Set Summary Sorted Alphabetically by Mnemonic

68 7 2 ASR [expr] C, Z 61 6 2 MOV reg[X+expr], A 4C 7 2 SWAP A, [expr] 69 8 2 ASR [X+expr] C, Z 62 8 3 MOV reg[expr], expr 4D 7 2 SWAP A, [expr] 9x 11 2 CALL 63 9 3 MOV reg[X+expr], expr 4E 5 1 SWAP A, SP 39 5 2 CMP A, expr 3E 10 2 MVI A, [[expr]++] Z 47 8 3 TST [expr], expr	Flags
OB 7 2 ADC A, [X+expr]	
DC T Z ADC [expr], A	Z
DE B Z ADC [X+expr], A C, Z Cx S Z JC JMP TF 8 1 RETI	
OE	
OF 10 3 ADC [X+expr], expr C, Z Dx 5 2 JNC G6 A 4 1 RLC A	C, Z
O1	
O2	C, Z
O3	C, Z
04 7 2 ADD [expr], A C, Z 7D 7 3 LJMP 6D 4 1 RRC A 05 8 2 ADD [x+expr], A C, Z 4F 4 1 MOV A, expr Z 6F 7 2 RRC [x+expr] 06 9 3 ADD [expr], expr C, Z 50 4 2 MOV A, [expr] Z 6F 8 2 RRC [x+expr] 07 10 3 ADD [x+expr], expr C, Z 51 5 2 MOV A, [expr] Z 19 4 2 SBB A, expr 38 5 2 ADD SP, expr 52 6 2 MOV A, [x+expr] Z 1A 6 2 SBB A, [expr] 21 4 2 AND A, [x+expr] Z 53 5 2 MOV [expr], A 1C 7 2 SBB A, [expr] 22 6 2 AND (x, expr) 1D 8 2 <td>C, Z</td>	C, Z
O5 8 2 ADD [X+expr], A	Z
06 9 3 ADD [expr], expr C, Z 50 4 2 MOV A, expr Z 6F 8 2 RRC [X+expr] 07 10 3 ADD [x+expr], expr C, Z 51 5 2 MOV A, [expr] Z 19 4 2 SBB A, expr 21 4 2 ADD SP, expr 52 6 2 MOV A, [X+expr] Z 1A 6 2 SBB A, [expr] 21 4 2 AND A, expr Z 53 5 2 MOV [expr], A 1B 7 2 SBB A, [X+expr] 22 6 2 AND A, [expr] Z 55 8 3 MOV [expr], expr 1D 8 2 SBB [Expr], expr 22 7 2 AND [expr], A Z 56 9 3 MOV [expr], expr 1E 9 3 SBB [expr], expr 25 8 2 AND [expr], expr Z 56 9	C, Z
07 10 3 ADD [X+expr], expr C, Z 51 5 2 MOV A, [expr] Z 19 4 2 SBB A, expr 38 5 2 ADD SP, expr 52 6 2 MOV A, [X+expr] Z 1A 6 2 SBB A, [expr] 21 4 2 AND A, expr Z 53 5 2 MOV [expr], A 1B 7 2 SBB A, [Expr] 22 6 2 AND A, [expr] Z 54 6 2 MOV [expr], A 1C 7 2 SBB [expr], A 23 7 2 AND [expr], A Z 56 9 3 MOV [expr], expr 1D 8 2 SBB [expr], expr 25 8 2 AND [expr], A Z 56 9 3 MOV X, expr 1F 10 3 SBB [expr], expr 26 9 3 AND [expr], expr Z 58 6 2	C, Z
38 5 2 ADD SP, expr 52 6 2 MOV A, [X+expr] Z 1A 6 2 SBB A, [expr] 21 4 2 AND A, expr Z 53 5 2 MOV [expr], A 1B 7 2 SBB A, [Expr] 22 6 2 AND A, [expr] Z 54 6 2 MOV [expr], A 1C 7 2 SBB [expr], A 23 7 2 AND A, [expr] Z 55 8 3 MOV [expr], expr 1D 8 2 SBB [Exepr], expr 25 8 2 AND [expr], expr Z 56 9 3 MOV [expr], expr 1E 9 3 SBB [X+expr], expr 26 9 3 AND [expr], expr Z 58 6 2 MOV X, [expr] 10 15 1 SSC 27 10 3 AND [expr], expr Z 58 6 2 MOV [expr],	C, Z
21 4 2 AND A, expr Z 53 5 2 MOV [expr], A 1B 7 2 SBB A, [X+expr] 22 6 2 AND A, [expr] Z 54 6 2 MOV [X+expr], A 1C 7 2 SBB [expr], A 23 7 2 AND A, [X+expr] Z 55 8 3 MOV [expr], expr 1D 8 2 SBB [expr], A 24 7 2 AND [expr], A Z 56 9 3 MOV [expr], expr 1E 9 3 SBB [expr], expr 25 8 2 AND [expr], expr Z 58 6 2 MOV X, expr 1F 10 3 SBB [expr], expr 26 9 3 AND [expr], expr Z 58 6 2 MOV X, [expr] 00 15 1 SSC 27 10 3 AND [expr], expr Z 59 7 2 MOV [expr],	C, Z
22 6 2 AND A, [expr] Z 54 6 2 MOV [X+expr], A 1C 7 2 SBB [expr], A 23 7 2 AND A, [X+expr] Z 55 8 3 MOV [expr], expr 1D 8 2 SBB [expr], A 24 7 2 AND [expr], A Z 56 9 3 MOV [x+expr], expr 1E 9 3 SBB [expr], expr 25 8 2 AND [expr], expr Z 57 4 2 MOV X, expr 1F 10 3 SBB [expr], expr 26 9 3 AND [expr], expr Z 58 6 2 MOV X, [expr] 00 15 1 SSC 27 10 3 AND [expr], expr Z 59 7 2 MOV X, [expr] 11 4 2 SUB A, expr 70 4 2 AND F, expr Z 59 7 2 MOV [expr], X 12 6 2 SUB A, [expr] 41 9 3	C, Z
23 7 2 AND A, [X+expr] Z 55 8 3 MOV [expr], expr 1D 8 2 SBB [X+expr], A 24 7 2 AND [expr], A Z 56 9 3 MOV [X+expr], expr 1E 9 3 SBB [expr], expr 25 8 2 AND [X+expr], expr Z 58 6 2 MOV X, expr 1F 10 3 SBB [X+expr], expr 26 9 3 AND [expr], expr Z 58 6 2 MOV X, [expr] 00 15 1 SSC 27 10 3 AND [expr], expr Z 59 7 2 MOV X, [expr] 00 15 1 SSC 27 10 3 AND [expr], expr Z 5A 5 2 MOV [expr], X 12 6 2 SUB A, [expr] 41 9 3 AND [expr], expr Z 5B 4 1 MOV A,	C, Z
24 7 2 AND [expr], A Z 56 9 3 MOV [X+expr], expr 1E 9 3 SBB [expr], expr 25 8 2 AND [X+expr], A Z 57 4 2 MOV X, expr 1F 10 3 SBB [expr], expr 26 9 3 AND [expr], expr Z 58 6 2 MOV X, [expr] 00 15 1 SSC 27 10 3 AND [x+expr], expr Z 59 7 2 MOV X, [x+expr] 11 4 2 SUB A, expr 70 4 2 AND F, expr Z 5A 5 2 MOV Expr], X 12 6 2 SUB A, [expr] 41 9 3 AND reg[expr], expr Z 5B 4 1 MOV A, X Z 13 7 2 SUB A, [expr] 42 10 3 AND reg[expr], expr Z 5C 4 1 MOV A, X Z 13 7 2 SUB Expr], expr 64	C, Z
25 8 2 AND [X+expr], A Z 57 4 2 MOV X, expr 1F 10 3 SBB [X+expr], expr 26 9 3 AND [expr], expr Z 58 6 2 MOV X, [expr] 00 15 1 SSC 27 10 3 AND [expr], expr Z 59 7 2 MOV X, [X+expr] 11 4 2 SUB A, expr 70 4 2 AND F, expr C, Z 5A 5 2 MOV [expr], X 12 6 2 SUB A, [expr] 41 9 3 AND reg[expr], expr Z 5B 4 1 MOV A, X Z 13 7 2 SUB A, [expr] 42 10 3 AND reg[expr], expr Z 5C 4 1 MOV A, X Z 13 7 2 SUB Expr], A 42 10 3 AND reg[expr], expr Z 5D 6	C, Z
26 9 3 AND [expr], expr Z 58 6 2 MOV X, [expr] 00 15 1 SSC 27 10 3 AND [X+expr], expr Z 59 7 2 MOV X, [X+expr] 11 4 2 SUB A, expr 70 4 2 AND F, expr C, Z 5A 5 2 MOV [expr], X 12 6 2 SUB A, [expr] 41 9 3 AND reg[expr], expr Z 5B 4 1 MOV A, X Z 13 7 2 SUB [A, [X+expr] 42 10 3 AND reg[expr], expr Z 5C 4 1 MOV A, X Z 13 7 2 SUB [A, [Expr]] 42 10 3 AND reg[expr], expr Z 5C 4 1 MOV X, A 14 7 2 SUB [A, [Expr], A 42 10 3 AND reg[expr], expr Z 5D 6 2 MOV A, reg[expr] Z 15 8 2 SUB [X+expr], expr	C, Z
27 10 3 AND [X+expr], expr Z 59 7 2 MOV X, [X+expr] 11 4 2 SUB A, expr 70 4 2 AND F, expr C, Z 5A 5 2 MOV [expr], X 12 6 2 SUB A, [expr] 41 9 3 AND reg[expr], expr Z 5B 4 1 MOV A, X Z 13 7 2 SUB A, [expr] 42 10 3 AND reg[expr], expr Z 5C 4 1 MOV A, X Z 13 7 2 SUB A, [expr] 64 4 1 ASL A C, Z 5D 6 2 MOV A, reg[expr] Z 15 8 2 SUB [X+expr], A 65 7 2 ASL [expr] C, Z 5E 7 2 MOV A, reg[expr] Z 16 9 3 SUB [expr], expr 66 8 2 ASL [expr] C, Z 5F 10 3 MOV [expr], [expr] 17 10 3 SUB [expr], expr <td>C, Z</td>	C, Z
70 4 2 AND F, expr C, Z 5A 5 2 MOV [expr], X 12 6 2 SUB A, [expr] 41 9 3 AND reg[expr], expr Z 5B 4 1 MOV A, X Z 13 7 2 SUB A, [expr] 42 10 3 AND reg[X+expr], expr Z 5C 4 1 MOV A, A 14 7 2 SUB [expr], A 64 4 1 ASL A C, Z 5D 6 2 MOV A, reg[expr] Z 15 8 2 SUB [expr], A 65 7 2 ASL [expr] C, Z 5E 7 2 MOV A, reg[x+expr] Z 16 9 3 SUB [expr], expr 66 8 2 ASL [expr] C, Z 5F 10 3 MOV [expr], [expr] 17 10 3 SUB [X+expr], expr 67 4 1 ASR [expr] C, Z 60 </td <td></td>	
70 4 2 AND F, expr C, Z 5A 5 2 MOV [expr], X 12 6 2 SUB A, [expr] 41 9 3 AND reg[expr], expr Z 5B 4 1 MOV A, X Z 13 7 2 SUB A, [expr] 42 10 3 AND reg[X+expr], expr Z 5C 4 1 MOV A, A 14 7 2 SUB [expr], A 64 4 1 ASL A C, Z 5D 6 2 MOV A, reg[expr] Z 15 8 2 SUB [expr], A 65 7 2 ASL [expr] C, Z 5E 7 2 MOV A, reg[x+expr] Z 16 9 3 SUB [expr], expr 66 8 2 ASL [expr] C, Z 5F 10 3 MOV [expr], [expr] 17 10 3 SUB [X+expr], expr 67 4 1 ASR [expr] C, Z 60 </td <td>C, Z</td>	C, Z
42 10 3 AND reg[X+expr], expr Z 5C 4 1 MOV X, A 14 7 2 SUB [expr], A 64 4 1 ASL A C, Z 5D 6 2 MOV A, reg[expr] Z 15 8 2 SUB [expr], A 65 7 2 ASL [expr] C, Z 5E 7 2 MOV A, reg[X+expr] Z 16 9 3 SUB [expr], expr 66 8 2 ASL [X+expr] C, Z 5F 10 3 MOV [expr], [expr] 17 10 3 SUB [X+expr], expr 67 4 1 ASR A C, Z 60 5 2 MOV reg[expr], A 4B 5 1 SWAP A, X 68 7 2 ASR [expr] C, Z 61 6 2 MOV reg[X+expr], A 4C 7 2 SWAP A, [expr] 69 8 2 ASR [X+expr] C, Z 62 8 3 MOV reg[expr], expr 4D 7 2 SWAP A, [expr]	C, Z
64 4 1 ASL A C, Z 5D 6 2 MOV A, reg[expr] Z 15 8 2 SUB [X+expr], A 65 7 2 ASL [expr] C, Z 5E 7 2 MOV A, reg[X+expr] Z 16 9 3 SUB [expr], expr 66 8 2 ASL [X+expr] C, Z 5F 10 3 MOV [expr], [expr] 17 10 3 SUB [X+expr], expr 67 4 1 ASR A C, Z 60 5 2 MOV reg[expr], A 4B 5 1 SWAP A, X 68 7 2 ASR [expr] C, Z 61 6 2 MOV reg[X+expr], A 4C 7 2 SWAP A, [expr] 69 8 2 ASR [X+expr] C, Z 62 8 3 MOV reg[expr], expr 4D 7 2 SWAP A, [expr] 9x 11 2 CALL 63 9 3 MOV reg[x+expr], expr 4E 5 1 SWAP A, SP 39 <td< td=""><td>C, Z</td></td<>	C, Z
65 7 2 ASL [expr] C, Z 5E 7 2 MOV A, reg[X+expr] Z 16 9 3 SUB [expr], expr 66 8 2 ASL [X+expr] C, Z 5F 10 3 MOV [expr], [expr] 17 10 3 SUB [X+expr], expr 67 4 1 ASR A C, Z 60 5 2 MOV reg[expr], A 4B 5 1 SWAP A, X 68 7 2 ASR [expr] C, Z 61 6 2 MOV reg[X+expr], A 4C 7 2 SWAP A, [expr] 69 8 2 ASR [X+expr] C, Z 62 8 3 MOV reg[expr], expr 4D 7 2 SWAP A, [expr] 9x 11 2 CALL 63 9 3 MOV reg[X+expr], expr 4E 5 1 SWAP A, SP 39 5 2 CMP A, expr 3E 10 2 MVI A, [[expr]++] </td <td>C, Z</td>	C, Z
66 8 2 ASL [X+expr] C, Z 5F 10 3 MOV [expr], [expr] 17 10 3 SUB [X+expr], expr 67 4 1 ASR A C, Z 60 5 2 MOV reg[expr], A 4B 5 1 SWAP A, X 68 7 2 ASR [expr] C, Z 61 6 2 MOV reg[x+expr], A 4C 7 2 SWAP A, [expr] 69 8 2 ASR [X+expr] C, Z 62 8 3 MOV reg[expr], expr 4D 7 2 SWAP A, [expr] 9x 11 2 CALL 63 9 3 MOV reg[X+expr], expr 4E 5 1 SWAP A, SP 39 5 2 CMP A, expr 3E 10 2 MVI A, [[expr]++] Z 47 8 3 TST [expr], expr	C, Z
67 4 1 ASR A C, Z 60 5 2 MOV reg[expr], A 4B 5 1 SWAP A, X 68 7 2 ASR [expr] C, Z 61 6 2 MOV reg[X+expr], A 4C 7 2 SWAP A, [expr] 69 8 2 ASR [X+expr] C, Z 62 8 3 MOV reg[expr], expr 4D 7 2 SWAP X, [expr] 9x 11 2 CALL 63 9 3 MOV reg[X+expr], expr 4E 5 1 SWAP A, SP 39 5 2 CMP A, expr 3E 10 2 MVI A, [[expr]++] Z 47 8 3 TST [expr], expr	C, Z
68 7 2 ASR [expr] C, Z 61 6 2 MOV reg[X+expr], A 4C 7 2 SWAP A, [expr] 69 8 2 ASR [X+expr] C, Z 62 8 3 MOV reg[expr], expr 4D 7 2 SWAP A, [expr] 9x 11 2 CALL 63 9 3 MOV reg[X+expr], expr 4E 5 1 SWAP A, SP 39 5 2 CMP A, expr 3E 10 2 MVI A, [[expr]++] Z 47 8 3 TST [expr], expr	C, Z
69 8 2 ASR [X+expr] C, Z 62 8 3 MOV reg[expr], expr 4D 7 2 SWAP X, [expr] 9x 11 2 CALL 63 9 3 MOV reg[X+expr], expr 4E 5 1 SWAP A, SP 39 5 2 CMP A, expr 3E 10 2 MVI A, [[expr]++] Z 47 8 3 TST [expr], expr	Z
9x 11 2 CALL 63 9 3 MOV reg[X+expr], expr 4E 5 1 SWAP A, SP 39 5 2 CMP A, expr 3E 10 2 MVI A, [[expr]++] Z 47 8 3 TST [expr], expr	Z
39 5 2 CMP A, expr 3E 10 2 MVI A, [[expr]++] Z 47 8 3 TST [expr], expr	
	Z
	Z
3A 7 2 CMP A, [expr] 3F 10 2 MVI [[expr]++], A 48 9 3 TST [X+expr], expr	Z
3B 8 2 CMP 4 [Y+eypr] (A-D) 2-1 40 4 1 NOP 40 0 3 TST reg[eypr] eypr	Z
3C 8 3 CMP [expr], expr if (A <b) 1="" 10="" 29="" 3="" 4="" 40="" c="1" expr<="" not="" reg[x+expr],="" td="" tst=""><td>Z</td></b)>	Z
3D 9 3 CMP [X+expr], expr	C, Z
	Z
	Z
79 4 1 DEC X C, Z 2D 8 2 OR [X+expr], A Z 33 7 2 XOR A, [X+expr]	Z
	Z
7B 8 2 DEC [X+expr] C, Z 2F 10 3 OR [X+expr], expr Z 35 8 2 XOR [X+expr], A	Z
	Z
74 4 1 INC A C, Z 44 10 3 OR reg[X+expr], expr Z 37 10 3 XOR [X+expr], expr	Z
75 4 1 INC X C, Z 71 4 2 OR F, expr C, Z 45 9 3 XOR reg[expr], expr	Z
	Z

Note 2 The number of cycles required by an instruction is increased by one for instructions that span 128 byte page boundaries in the Flash memory space.



2.5 Instruction Formats

The M8C has a total of seven instruction formats that use instruction lengths of one, two, and three bytes. All instruction bytes are taken from the program memory (Flash), using an address and data bus that are independent from the address and data buses used for register and RAM access.

While examples of instructions are given in this section, refer to the *PSoC Designer Assembly Language User Guide* for detailed information on individual instructions.

2.5.1 One-Byte Instructions

Many instructions, such as some of the MOV instructions, have single-byte forms because they do not use an address or data as an operand. As shown in Table 2-3, one-byte instructions use an 8-bit opcode. The set of one-byte instructions are divided into four categories, according to where their results are stored.

Table 2-3. One-Byte Instruction Format

Byte 0
8-Bit Opcode

The first category of one-byte instructions are those that do not update any registers or RAM. Only the one-byte NOP and SSC instructions fit this category. While the **program counter** is incremented as these instructions execute, they do not cause any other internal M8C registers to update, nor do these instructions directly affect the register space or the RAM address space. The SSC instruction causes SROM code to run, which modifies RAM and the M8C internal registers.

The second category contains the two PUSH instructions. The PUSH instructions are unique because they are the only one-byte instructions that modify a RAM address. These instructions automatically increment the SP.

The third category contains the HALT instruction. The HALT instruction is unique because it is the only one-byte instruction that modifies a user register. The HALT instruction modifies user register space address FFh (CPU SCR0 register).

The final category for one-byte instructions are those that update the internal M8C registers. This category holds the largest number of instructions: ASL, ASR, CPL, DEC, INC, MOV, POP, RET, RETI, RLC, ROMX, RRC, SWAP. These instructions cause the A, X, and SP registers or SRAM to update.

2.5.2 Two-Byte Instructions

The majority of M8C instructions are two bytes in length. While these instructions are divided into categories identical to the one-byte instructions, this does not provide a useful distinction between the three two-byte instruction formats that the M8C uses.

Table 2-4. Two-Byte Instruction Formats

Byte 0	Byte 1
4-Bit Opcode 12-Bit R	Relative Address
8-Bit Opcode	8-Bit Data
8-Bit Opcode	8-Bit Address

The first two-byte instruction format, shown in the first row of Table 2-4, is used by short jumps and calls: CALL, JMP, JACC, INDEX, JC, JNC, JNZ, JZ. This instruction format uses only 4 bits for the instruction opcode, leaving 12 bits to store the relative destination address in a two's-complement form. These instructions can change program execution to an address relative to the current address by -2048 or +2047.

The second two-byte instruction format, shown in the second row of Table 2-4, is used by instructions that employ the Source Immediate addressing **mode** (see the *PSoC Designer Assembly Language User Guide*). The destination for these instructions is an internal M8C register, while the source is a constant value. An example of this type of instruction is ADD A, 7.

The third two-byte instruction format, shown in the third row of Table 2-4, is used by a wide range of instructions and addressing modes. The following is a list of the addressing modes that use this third two-byte instruction format:

- Source Direct (ADD A, [7])
- Source Indexed (ADD A, [X+7])
- Destination Direct (ADD [7], A)
- Destination Indexed (ADD [X+7], A)
- Source Indirect Post Increment (MVI A, [7])
- Destination Indirect Post Increment (MVI [7], A)

For more information on addressing modes see the *PSoC Designer Assembly Language User Guide*.



2.5.3 Three-Byte Instructions

The three-byte instruction formats are the second most prevalent instruction formats. These instructions need three bytes because they either move data between two addresses in the user accessible address space (registers and RAM) or they hold 16-bit absolute addresses as the destination of a long jump or long call.

Table 2-5. Three-Byte Instruction Formats

Byte 0	Byte 1	Byte 2		
8-Bit Opcode	16-Bit Address (MSB, LSB)			
8-Bit Opcode	8-Bit Address	8-Bit Data		
8-Bit Opcode	8-Bit Address	8-Bit Address		

The first instruction format, shown in the first row of Table 2-5, is used by the LJMP and LCALL instructions. These instructions change program execution unconditionally to an absolute address. The instructions use an 8-bit opcode, leaving room for a 16-bit destination address.

The second three-byte instruction format, shown in the second row of Table 2-5, is used by the following two addressing modes:

- Destination Direct Source Immediate (ADD [7], 5)
- Destination Indexed Source Immediate (ADD [X+7], 5)

The third three-byte instruction format, shown in the third row of Table 2-5, is for the Destination Direct Source Direct addressing mode, which is used by only one instruction. This instruction format uses an 8-bit opcode followed by two 8-bit addresses. The first address is the destination address in RAM, while the second address is the source address in RAM. The following is an example of this instruction:



2.6 Register Definitions

The following register is associated with the CPU Core (M8C). The register description has an associated register table showing the bit structure. The bits that are grayed out in the table are reserved bits and are not detailed in the register description that follows. Always write reserved bits with a value of '0'.

2.6.1 CPU F Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
x,F7h	CPU_F	PgMod	de[1:0]		XIO		Carry	Zero	GIE	RL: 02

LEGEND

- L The AND F, expr; OR F, expr; and XOR F, expr flag instructions can be used to modify this register.
- x An "x" before the comma in the address field indicates that this register can be read or written to no matter what bank is used.

The M8C Flag Register (CPU_F) provides read access to the M8C flags.

Bits 7 and 6: PgMode[1:0]. PgMode determines how the CUR_PP, STK_PP, and IDX_PP registers are used in forming effective RAM addresses for Direct Address mode and Indexed Address mode operands. PgMode also determines whether the stack page is determined by the STK_PP or IDX_PP register. (See the Register Definitions on page 42 in the RAM Paging chapter.)

Bit 4: XIO. The I/O bank select bit, also known as the register bank select bit, is used to select the register bank that is active for a register read or write. This bit allows the PSoC device to have 512 8-bit registers and is thought of as the ninth address bit for registers. The address space accessed when the XIO bit is set to '0' is called *user space*, while address space accessed when the XIO bit is set to '1' is called *configuration space*.

Bit 2: Carry. The Carry flag bit is set or cleared in response to the result of several instructions. It is also manipulated by

the flag logic opcodes (for example, OR F, 4). See the *PSoC Designer Assembly Language User Guide* for more details.

Bit 1: Zero. The Zero flag bit is set or cleared in response to the result of several instructions. It is also manipulated by the flag logic opcodes (for example, OR F, 2). See the *PSoC Designer Assembly Language User Guide* for more details.

Bit 0: GIE. The state of the Global Interrupt Enable bit determines whether interrupts (by way of the interrupt request (IRQ)) are recognized by the M8C. This bit is set or cleared using the flag logic instructions (for example, OR F, 1). GIE is also automatically cleared when an interrupt is processed, after the flag byte has been stored on the stack, preventing nested interrupts. If wanted, set the bit in an *interrupt service routine (ISR)*. For GIE=1, the M8C samples the IRQ input for each instruction. For GIE=0, the M8C ignores the IRQ.

For additional information, refer to the CPU_F register on page 220.

2.6.2 Related Registers

The following registers are related to the M8C block:

- CPU SCR1 register on page 223.
- CPU SCR0 register on page 224.

3. Supervisory ROM (SROM)



This chapter discusses the Supervisory ROM (SROM) functions. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

3.1 Architectural Description

The SROM holds code that boots a PSoC device, calibrates circuitry, and performs Flash operations. The functions provided by the SROM are called from code stored in the Flash or by device programmers.

The SROM is used to boot the part and provide interface functions to the Flash blocks. (Table 3-1 lists the SROM functions.) The SROM functions are accessed by executing the Supervisory System Call instruction (SSC), which has an opcode of 00h. Before executing the SSC, the M8C's accumulator needs to load with the wanted SROM function code from Table 3-1.

Attempting to access undefined functions (Reserved functions) causes a HALT. The SROM functions execute code with calls; therefore, the functions require stack space. With the exception of Reset, all of the SROM functions have a parameter block in SRAM that you must configure before executing the SSC.

Table 3-2 lists all possible parameter block variables. The meaning of each parameter, with regards to a specific SROM function, is described later in this chapter. Because the SSC instruction clears the CPU_F PgMode bits, all parameter block variable addresses are in SRAM Page 0. The CPU_F value is automatically restored at the end of the SROM function.

The MVR_PP and the MVW_PP pointers are not disabled by clearing the CPU_F PgMode bits. Therefore, the POINTER parameter is interpreted as an address in the page indicated by the MVI page pointers, when the supervisory operation is called. This allows the data buffer used in the supervisory operation to be located in any SRAM page. (See the RAM Paging chapter on page 39 for more details regarding the MVR_PP and MVW_PP pointers.)

Table 3-1. List of SROM Functions

Function Code	Function Name	Required Stack Space	Page
00h	SWBootReset	0	34
01h	ReadBlock	7	35
02h	WriteBlock	7	35
03h	EraseBlock	5	36
06h	TableRead	3	36
07h	CheckSum	4	37
08h	Calibrate0	4	37
09h	Calibrate1	3	37
0Ah	WriteAndVerify	7	38
0Fh	HWBootReset	3	38

Note ProtectBlock and EraseAll (described on page 36) SROM functions are not listed in the table above because they are dependent on external programming.

Table 3-2. SROM Function Variables

Variable Name	SRAM Address
KEY1/RETURN CODE	0,F8h
KEY2	0,F9h
BLOCKID	0,FAh
POINTER	0,FBh
CLOCK	0,FCh
Reserved	0,FDh
DELAY	0,FEh
Reserved	0,FFh

Note CLOCK and DELAY are ignored and are reserved for future use.

Two important variables that are used for all functions are KEY1 and KEY2. These variables are used to help discriminate between valid SSCs and inadvertent SSCs. KEY1 must always have a value of 3Ah, while KEY2 must have the same value as the stack pointer when the SROM function begins execution. This is the SP (Stack Pointer) value when the SSC opcode is executed, plus three. For all SROM functions except SWBootReset, if either of the keys do not match the expected values, the M8C halts. The SWBootReset function does not check the key values. It only checks to see if the accumulator's value is 0x00.



The following code example puts the correct value in KEY1 and KEY2. The code is preceded by a HALT, to force the program to jump directly into the setup code and not accidentally run into it.

```
    halt
    SSCOP: mov [KEY1], 3ah
    mov X, SP
    mov A, X
    add A, 3
    mov [KEY2], A
```

3.1.1 Additional SROM Feature

Return Codes: These aid in the determination of success or failure of a particular function. The return code is stored in KEY1's position in the parameter block. The Checksum and TableRead functions do not have return codes because KEY1's position in the parameter block is used to return other data.

Table 3-3. SROM Return Code Meanings

Return Code Value	Description
00h	Success.
01h	Function not allowed because of block level protection.
02h	Software reset without hardware reset.
03h	Fatal error, SROM halted.
04h	Write and Verify error.
06h	Failure of Smartwrite parameters CheckSum

Note Read, write, and erase operations may fail if the target block is read or write protected. Block protection levels are set during device programming and cannot be modified from code in the PSoC device.

3.1.2 SROM Function Descriptions

3.1.2.1 SWBootReset Function

The SROM function SWBootReset is responsible for transitioning the device from a reset state to running user code. See Chapter "System Resets" on page 130 for more information on what events causes the SWBootReset function to execute.

The SWBootReset function executes whenever the SROM is entered with an M8C accumulator value of 00h; the SRAM parameter block is not used as an input to the function. This happens, by design, after a hardware reset because the M8C's accumulator is reset to 00h or when user code executes the SSC instruction with an accumulator value of 00h.

If the checksum of the calibration data is valid, the SWBootReset function ends by setting the internal M8C registers (CPU_SP, CPU_PC, CPU_X, CPU_F, CPU_A) to 00h, writing 00h to most SRAM addresses in SRAM Page 0, and then begins to execute user code at address 0000h. (See Table 3-5 and the following paragraphs for more information on which SRAM addresses are modified.) If the checksum is

not valid, an internal reset is executed and the boot process starts over. If this condition occurs, the internal reset status bit (IRESS) is set in the CPU SCR1 register.

In devices with more than 256 bytes of SRAM, no SRAM is modified by the SWBootReset function in SRAM pages numbered higher than '0'.

Table 3-5 documents the value of all the SRAM addresses in Page 0 after a successful SWBootReset. A value of "xx" indicates that the SRAM address is not modified by the SWBootReset function. A hex value indicates that the address always has the indicated value after a successful SWBootReset. A "??" indicates that the value, after a SWBootReset, is determined by the value of the IRAMDIS bit in the CPU_SCR1 register. If IRAMDIS is not set, these addresses are initialized to 00h. If IRAMDIS is set, these addresses are not modified by a SWBootReset after a watchdog reset.



The IRAMDIS bit allows the preservation of variables even if a watchdog reset (WDR) occurs. The IRAMDIS bit is reset by all system resets except watchdog reset. Therefore, this bit is only useful for watchdog resets and not general resets.

Table 3-5. SRAM Map Post SWBootReset (00h)

	0	1	2	3	4	5	6	7
Address	8	9	Α	В	С	D	E	F
0.40	0x00	0x00	0x00	??	??	??	??	??
0x0_	??	??	??	??	??	??	??	??
0x1_	??	??	??	??	??	??	??	??
0.1_	??	??	??	??	??	??	??	??
0x2_	??	??	??	??	??	??	??	??
0,2_	??	??	??	??	??	??	??	??
0.43	??	??	??	??	??	??	??	??
0x3_	??	??	??	??	??	??	??	??
0x4	??	??	??	??	??	??	??	??
UX4_	??	??	??	??	??	??	??	??
0x5_	??	??	??	??	??	??	??	??
0x3_	??	??	??	??	??	??	??	??
0.46	??	??	??	??	??	??	??	??
0x6_	??	??	??	??	??	??	??	??
0.47	??	??	??	??	??	??	??	??
0x7_	??	??	??	??	??	??	??	??
040	??	??	??	??	??	??	??	??
0x8_	??	??	??	??	??	??	??	??
0x9_	??	??	??	??	??	??	??	??
0x9_	??	??	??	??	??	??	??	??
0xA	??	??	??	??	??	??	??	??
U.A_	??	??	??	??	??	??	??	??
0xB	??	??	??	??	??	??	??	??
0xb_	??	??	??	??	??	??	??	??
0xC_	??	??	??	??	??	??	??	??
0.0_	??	??	??	??	??	??	??	??
0xD_	0x00							
UND_	0x00							
0xE_	0x00							
	0x00							
	0x00	0x00	0x00	0x00	0x00	0x00	??	??
0xF_	0x00							
VAI -	0x02	Xx	0x00	0x00	0xn	xx	0x00	0x00
	0x06							

Address F8h is the return code byte for all SROM functions (except Checksum and TableRead); for this function, the only acceptable values are 00h, 02h, and 06h (only for INT_CLR2 CY8C20x67 Revision AA). Address FCh is the fail count variable. After POR (Power on Reset), WDR, or XRES (External Reset), the variable is initialized to 00h by the SROM. Each time the Checksum fails, the fail count is incremented. Therefore, if it takes two passes through SWBootReset to get a good Checksum, the fail count is 01h.

3.1.2.2 ReadBlock Function

The ReadBlock function is used to read 128 contiguous bytes from Flash: a block. The PSoC device has 32 KB of

Flash and has two hundred fifty-six 128-byte blocks. Valid block IDs are 0x00 to 0xFF.

Table 3-6. Flash Memory Organization

PSoC Device	Amount of Flash			Number of Banks
CY8C20x37, CY8C20055	8 KB	1K Bytes	64	1
CY8C20x47	16 KB	2K Bytes	128	1
CY8C20x67	32 KB	2K Bytes	256	1

The first thing the ReadBlock function does is check the protection bits to determine if the wanted BLOCKID is readable. If read protection is turned on, the ReadBlock function exits setting the accumulator and KEY2 back to 00h. KEY1 has a value of 01h indicating a read failure.

If read protection is not enabled, the function reads 128 bytes from the Flash using a ROMX instruction and stores the results in SRAM using an MVI instruction. The 128 bytes are stored in SRAM, beginning at the address indicated by the value of the POINTER parameter. When the ReadBlock completes successfully, the accumulator, KEY1, and KEY2 has a value of 00h.

Note An MVI [expr], A stores the Flash block contents in SRAM meaning that you can use the MVW_PP register to indicate which SRAM pages receive the data.

Table 3-7. ReadBlock Parameters (01h)

Name	Address	Type	Description
MVW_PP	0,D5h	Register	MVI write page pointer register.
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.
BLOCKID	0,FAh	RAM	Flash block number.
POINTER	0,FBh	RAM	Addresses in SRAM to store returned data.

3.1.2.3 WriteBlock Function

The WriteBlock function stores data in the Flash. No verification of the data is performed, but execution time is about 1 ms less than the WriteAndVerify function. The WriteAndVerify function is the recommended method for altering the data in one Block of Flash (see "WriteAndVerify Function" on page 38). Data moves 128 bytes at a time from SRAM to Flash. This is a two-step process, the first step is to load the page latch with 128 bytes of data and it is followed by the programming of the corresponding block of Flash. No erase is needed before WriteBlock.

If write protection is turned on, then the WriteBlock function exits, setting the accumulator and KEY2 back to 00h. KEY1 has a value of 01h, indicating a write failure. Write protection is set when the PSoC device is programmed externally and cannot be changed through the SSC function.



The BLOCKID of the Flash block, where the data is stored, must be determined and stored at SRAM address FAh. Valid block IDs are 0x00 to 0xFF.

An MVI A, [expr] instruction is used to move data from SRAM into Flash. Therefore, use the MVI read pointer (MVR_PP register) to specify which SRAM page from which data is pulled. Using the MVI read pointer and the parameter blocks POINTER value allows the SROM WriteBlock function to move data from any SRAM page into any Flash block.

The SRAM address, the first of the 128 bytes to store in Flash, is indicated using the POINTER variable in the parameter block (SRAM address FBh).

Table 3-8. WriteBlock Parameters (02h)

Name	Address	Type	Description
MVR_PP	0,D4h	Register	MVI read page pointer register.
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.
BLOCKID	0,FAh	RAM	Flash block number.
POINTER	0,FBh	RAM	First of 128 addresses in SRAM, where the data to be stored in Flash, is located before calling WriteBlock.

3.1.2.4 EraseBlock Function

The EraseBlock function is not recommended for use. The functionality is redundant with the WriteBlock and WriteAnd-Verify functions. The only practical use is for clearing all data in a 128 byte block of contiguous bytes in Flash to 0x00. If used, it should not be called repeatedly on the same block. It may be used between WriteAndVerify or WriteBlock operations.

If write protection is turned on, then the EraseBlock function exits, setting the accumulator and KEY2 back to 00h. KEY1 has a value of 01h, indicating a write failure.

To set up the parameter block for the EraseBlock function, store the correct key values in KEY1 and KEY2. The block number to erase must be stored in the BLOCKID variable.

Table 3-9. EraseBlock Parameters (03h)

Name	Address	Туре	Description
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.
BLOCKID	0,FAh	RAM	Flash block number.

3.1.2.5 ProtectBlock Function

The PSoC devices offer Flash protection on a block-by-block basis. Table 3-10 lists the protection modes available. In the table, ER and EW indicate the ability to perform external reads and writes (that is, by an external programmer). For internal writes, IW is used. Internal reading is always permitted by way of the ROMX instruction. An SR indicates the ability to read by way of the SROM ReadBlock function.

In this table, note that all protection is removed by EraseAll.

Table 3-10. Protect Block Modes

Mode	Settings	Description	In PSoC Designer
00b	SR ER EW IW	Unprotected	U = Unprotected
01b	SR ER EW IW	Read protect	F = Factory upgrade
10b	SR ER EW IW	Disable external write	R = Field upgrade
11b	SR ER EW IW	Disable internal write	W = Full protection

Table 3-11. Protection Level Bit Packing

7	6	5	4	3	2	1	0
Block n+	3	Block n+2		Block n+	1	Block n	

3.1.2.6 TableRead Function

The TableRead function gives the user access to part-specific data stored in the Flash during manufacturing. The Flash for these tables is separate from the program Flash and is not directly accessible. It also returns a revision ID for the die (do not confuse this with the silicon ID stored in the Table 0 row in Table 3-14).

A summary of the information stored in the tables for the Flash is contained in Table 3-14. There are four 8-byte tables in the CY8C20x67, CY8C20X47, CY8C20x37, and CY8C20055 devices.

Table 3-12. TableRead Parameters (06h)

Name	Address	Type	Description
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.
BLOCKID	0,FAh	RAM	Table number to read.

3.1.2.7 EraseAll Function

The EraseAll function performs a series of steps that destroys the user data in the Flash banks and resets the protection block in each Flash bank to all zeros (the unprotected state). This function is only executed by an external programmer. If EraseAll is executed from code, the M8C HALTs without touching the Flash or protections. See Table 3-13. The three other hidden blocks above the protection block, in each Flash bank, are not affected by the EraseAll.

Table 3-13. EraseAll Parameters (05h)

Name	Address	Type	Description
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.



Table 3-14.	Flash	Tables	with	Assigned	Values
-------------	-------	--------	------	----------	--------

Table	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Table 0	Silicon ID High Byte Expected Numbers = # Bits Used to Encode = Max Values (including 0) = Bits Targeted =							
Table 1	IMO 6 MHz trim	IMO 12 MHz trim	IMO 24 MHz trim					
Table 2	Reserved							
Table 3								

3.1.2.8 Checksum Function

The Checksum function calculates a 16-bit checksum over a user specifiable number of blocks, within a single Flash bank starting at block zero. The BLOCKID parameter is used to pass in the number of blocks to checksum. A BLOCKID value of '1' calculates the checksum of only block 0, a BLOCKID value of '2' calculates the checksum of block 0 and block 1, and so on. A BLOCKID value of '0' calculates the checksum of the entire Flash bank. Note that if the BLOCKID is greater than or equal to the number of blocks that the device has, the function calculates checksum for entire flash. For example, in a 8KB flash memory device (CY8C20x37/CY8C20055), if the BLOCKID is equal to or greater than "64", the function calculates checksum for entire 8KB flash.

The 16-bit checksum is returned in KEY1 and KEY2. The parameter KEY1 holds the lower 8 bits of the checksum and the parameter KEY2 holds the upper 8 bits of the checksum.

Table 3-15. Checksum Parameters (07h)

Name	Address	Type	Description
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.
BLOCKID	0,FAh	RAM	Number of Flash blocks from which to calculate the checksum.

3.1.2.9 Calibrate 0 Function

This function may be executed at any time to set all calibration values. However, it is unnecessary to call this function. This function is simply documented for completeness. The calibration values are accessed by way of the TableRead function, which is described in the section titled TableRead Function, on page 36.

Table 3-16. Calibrate Parameters (08h)

Name	Address	Type	Description
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.

3.1.2.10 Calibrate1 Function

While the Calibrate1 function is a completely separate function from Calibrate0, they perform the same task, which is to transfer the calibration values stored in a special area of Flash to their appropriate registers. What is unique about Calibrate1 is that it calculates a checksum of the calibration data and, if that checksum is determined as invalid, Calibrate1 causes a *hardware reset* by generating an internal reset. If this occurs, it is indicated by setting the Internal Reset Status bit (IRESS) in the CPU SCR1 register.

The Calibrate1 function uses SRAM to calculate a checksum of the calibration data. The POINTER value is used to indicate the address of a 38-byte buffer used by this function. When the function completes, the 38 bytes are set to

An MVI A, [expr] and an MVI [expr], A instruction are used to move data between SRAM and Flash. Therefore, the MVI write pointer (MVW_PP) and the MVI read pointer (MVR_PP) must be specified to the same SRAM page to control the page of RAM used for the operations.

Calibrate1 was created as a sub-function of SWBootReset and the Calibrate1 function code was added to provide direct access. For more information on how Calibrate1 works, see SWBootReset Function on page 34.

This function may be executed at any time to reset all calibration values. However, it is unnecessary to call this function. This function is simply documented for completeness. The calibration values are accessed by way of the TableRead function, which is described in the section titled TableRead Function on page 36.

Table 3-17. Calibrate1 Parameters (09h)

Name	Address	Type	Description
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.
POINTER	0,FBh	RAM	First of 30 SRAM addresses used by this function.
MVR_PP	0,D4h	Register	MVI write page pointer.
MVW_PP	0,D5h	Register	MVI read page pointer.



3.1.2.11 WriteAndVerify Function

WriteAndVerify is the recommend function for modifying one block of data in Flash. The WriteAndVerify function works exactly the same as the WriteBlock function except that the flash data is verified after the Write. The execution time is about 1 ms longer than WriteBlock (but still within the Twrite spec). The function performs a three-step process. In the first step, 128 bytes of data are moved from SRAM to the Flash. In the second step, Flash is programmed with the data. In the final step the Flash data are compared against the input data values, thus verifying that the write was successful. The write and verify is one SROM operation; therefore, the SROM is not exited until the verify is completed.

The parameters for this block are identical to the WriteBlock (see WriteBlock Function on page 35). If the verify operation fails, the 0x04 error code is returned at SRAM address 0xF8

Table 3-18. WriteAndVerify Parameters (0Ah)

Name	Address	Туре	Description
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.
BLOCKID	0,FAh	RAM	Flash block number.
POINTER	0,FBh	RAM	First of 128 addresses in SRAM, where the data to be stored in Flash, is located before calling WriteBlock.

3.1.2.12 HWBootReset Function

The HWBootReset function is used to force a hardware reset. A hardware reset causes all registers to go back to their POR state. Then, the SROM SWBootReset function executes, followed by Flash code execution beginning at address 0x0000.

The HWBootReset function only requires that the CPU_A, KEY1, and KEY2 be set up correctly. As with all other SROM functions, if the setup is incorrect, the SROM executes a HALT. Then, either a POR, XRES, or WDR is needed to clear the HALT. See Chapter "System Resets" on page 130 for more information.

Table 3-19. HWBootReset Parameters (0Fh)

Name	Address	Type	Description
KEY1	0,F8h	RAM	3Ah.
KEY2	0,F9h	RAM	Stack Pointer value+3, when SSC is executed.

3.2 Register Definitions

This chapter has no register detail information because there are no registers directly assigned to the Supervisory ROM.

4. RAM Paging



This chapter explains the PSoC device's use of RAM Paging and its associated registers. For a complete table of the RAM paging registers, refer to the Summary Table of the Core Registers on page 25. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

4.1 Architectural Description

The M8C is an 8-bit CPU with an 8-bit memory address bus. The memory address bus allows the M8C to access up to 256 bytes of SRAM, to increase the amount of available SRAM and preserve the M8C **assembly** language. The PSoC device has 1K and 2K bytes of SRAM with eight pages of memory architecture.

To take full advantage of the paged memory architecture of the PSoC device, you use several registers and manage two CPU_F register bits. However, the Power On Reset (POR) value for all of the paging registers and CPU_F bits is zero. This places the PSoC device in a mode identical to devices with only 256 bytes of SRAM. There is no need to understand all of the Paging registers to take advantage of the additional SRAM available in some devices. To use the additional SRAM pages you modify the memory paging logic reset state.

The memory paging architecture consists of five areas:

- Stack Operations
- Interrupts
- MVI Instructions
- Current Page Pointer
- Indexed Memory Page Pointer

The first three of these areas do not depend upon the CPU_F register's PgMode bits and are covered in the next subsections after Basic Paging. The function of the last two depend upon the CPU F PgMode bits and are covered last.

4.1.1 Basic Paging

To increase the amount of SRAM, the M8C accesses memory page bits. The memory page bits are located in the CUR_PP register and allow for selection of one of eight SRAM pages. In addition to setting the page bits, Page mode is enabled by setting the CPU_F[7] bit. If Page mode is not enabled, the page bits are ignored and all non-stack memory access is directed to Page 0.

After Page mode is enabled and the page bits are set, all instructions that operate on memory access the SRAM page indicated by the page bits. The exceptions to this are the instructions that operate on the stack and the MVI instructions: PUSH, POP, LCALL, RETI, RET, CALL, and MVI. See the description of Stack Operations and MVI Instructions below for a more detailed discussion.

Figure 4-1. Data Memory Organization

00h	Page 0	Page 1	Page 2	Page 3	Page 4	Page 5	Page 6	Page 7
	SRAM							
	256 Bytes							
FFh	ISR							

4.1.2 Stack Operations

As mentioned previously, the paging architecture's reset state puts the PSoC in a mode identical to that of a 256-byte device. Therefore, upon reset, all memory accesses are to Page 0. The SRAM page that stack operations use is deter-

mined by the value of the three least significant bits (LSb) of the Stack Page Pointer register (STK_PP). Stack operations have no dependency on the PgMode bits in the CPU_F register. Stack operations are those that use the Stack Pointer (SP) to calculate their affected address. Refer to the *PSoC*



Designer Assembly Language User Guide for more information on all M8C instructions.

Stack memory accesses are a special case. If they were not, the stack could fragment across several pages. To prevent the stack from fragmenting, all instructions that operate on the stack automatically use the page indicated by the STK_PP register. Therefore, if the program encounters a CALL, the PSoC device automatically pushes the program counter onto the stack page indicated by STK_PP. After the program counter is pushed, the SRAM paging mode automatically switches back to the precall mode. All other stack operations, such as RET and POP, follow the same rule as CALL. The stack is confined to a single SRAM page and the Stack Pointer wraps from 00h to FFh and FFh to 00h. The user code must ensure that the stack is not damaged because of stack wrapping.

Because the value of the STK_PP register can change at any time, it is theoretically possible to manage the stack in such a way as to allow it to grow beyond one SRAM page or manage multiple stacks. However, the only supported use of the STK_PP register is when its value is set before the first stack operation and not changed again.

4.1.3 Interrupts

Interrupts, in a multipage SRAM PSoC device, operate the same as interrupts in a 256-byte device. However, because the CPU_F register is automatically set to 0x00 on an interrupt and because of the nonlinear nature of interrupts in a system, other parts of the memory paging architecture can be affected.

Interrupts are an abrupt change in program flow. If no special action is taken on interrupts by the PSoC device, the *interrupt service routine (ISR)* could be thrown into any SRAM page. To prevent this problem, the special addressing modes for all memory accesses, except for stack and MVI, are disabled when an ISR is entered. The special addressing modes are disabled when the CUP_F register is cleared. At the end of the ISR, the previous SRAM addressing mode is restored when the CPU_F register value is restored by the RETI instruction.

All interrupt service *routine* code starts execution in SRAM Page 0. If the ISR must change to another SRAM page, do this by changing the values of the CPU_F[7:6] bits to enable the special SRAM addressing modes. However, any change made to the CUR_PP, IDX_PP, or STK_PP registers persists after the ISR returns. Therefore, have the ISR save the current value of any paging register it modifies and restore its value before the ISR returns.

4.1.4 MVI Instructions

MVI instructions use data page pointers of their own (MVR_PP and MVW_PP). This allows a data buffer to be located away from other program variables, but accessible without changing the Current Page Pointer (CUR_PP).

An MVI instruction performs three memory operations. Both forms of the MVI instruction access an address in SRAM that holds the data pointer (a memory read 1st access), incrementing that value and then storing it back in SRAM (a memory write 2nd access). This pointer value must reside in the current page, just as all other nonstack and nonindexed operations on memory. However, the third memory operation uses the MVx_PP register. This third memory access is either a read or a write, depending upon which MVI instruction is used. The MVR_PP pointer is used for the MVI instruction that moves data into the accumulator. The MVW_PP pointer is used for the MVI instruction that moves data from the accumulator into SRAM. The MVI pointers are always enabled, regardless of the state of the Flag register page bits (CPU F register).

4.1.5 Current Page Pointer

The Current Page Pointer determines which SRAM page is used for all memory accesses. Normal memory accesses are those not covered by other pointers including all non-stack, non-MVI, and nonindexed memory access instructions. The normal memory access instructions have the SRAM page they operate on determined by the value of the CUR_PP register. By default, the CUR_PP register has no affect on the SRAM page that is used for normal memory access, because all normal memory access is forced to SRAM Page 0.

The upper bit of the PgMode bits in the CPU_F register determine if the CUR_PP register affects normal memory access. When the upper bit of the PgMode bits is set to '0', all normal memory access is forced to SRAM Page 0. This mode is automatically enabled when an Interrupt Service Routine (ISR) is entered. This is because, before the ISR is entered, the M8C pushes the current value of the CPU_F register onto the stack and then clears the CPU_F register. Therefore, by default, any normal memory access in an ISR is guaranteed to occur in SRAM Page 0.

When the RETI instruction is executed to end the ISR, the previous value of the CPU_F register is restored, returning to the previous page mode. This is the default ISR behavior and that it is possible to change the PgMode bits in the CPU_F register while in an ISR. If the PgMode bits are changed while in an ISR, the pre-ISR value is still restored by the RETI; but if the CUR_PP register is changed in the ISR, the ISR is also required to restore the value before executing the RETI instruction.

When the upper bit of the PgMode bits is set to '1', all normal memory access is forced to the SRAM page indicated by the CUR_PP register value. Table 4-1 summarizes the PgMode bit values and the corresponding Memory Paging mode.

4.1.6 Index Memory Page Pointer

The Source Indexed and Destination Indexed addressing modes to SRAM are treated as a unique addressing mode



in a PSoC device with more than one page of SRAM. An example of an indexed addressing mode is the MOV A, [X+expr] instruction. Register access has indexed addressing as well; however, those instructions are not affected by the SRAM paging architecture.

Important NoteINT_CLR2If you are not using assembly to program a PSoC device, be aware that the *compiler* writer may restrict the use of some memory paging modes. Review the conventions in your compiler's user guide for more information on restrictions or conventions associated with memory paging modes.

Indexed SRAM accesses operate in one of three modes:

- Index memory access modes are forced to SRAM Page 0.
- Index memory access modes are directed to the SRAM page indicated by the value in the STK PP register.
- Index memory access is forced to the SRAM page indicated by the value in the IDX_PP register.

The mode is determined by the value of the PgMode bits in the CPU_F register. However, the final SRAM page that is used also requires setting either the Stack Page Pointer (STK_PP) register or the Index Page Pointer (IDX_PP) register. The table below shows the three indexed memory access modes. The third column of the table is provided for reference only.

Table 4-1. CPU F PgMode Bit Modes

CPU_F PgMode Bits	Current SRAM Page	Indexed SRAM Page	Typical Use
00b	0	0	ISR*
01b	0	STK_PP	ISR with variables on stack
10b	CUR_PP	IDX_PP	
11b	CUR_PP	STK_PP	

 $^{^{\}star}$ Mode used by SROM functions initiated by the ${\tt SSC}$ instruction.

After reset, the PgMode bits are set to 00b. In this mode, index memory accesses are forced to SRAM Page 0, just as they are in a PSoC device with only 256 bytes of SRAM. This mode is also automatically enabled when an interrupt occurs in a PSoC device and is considered the default ISR mode. This is because before the ISR is entered, the M8C pushes the current value of the CPU_F register onto the stack and then clears the CPU F register. Thus, by default, any indexed memory access in an ISR is guaranteed to occur in SRAM Page 0. When the RETI instruction executes to end the ISR, the previous value of the CPU F register is restored as is the previous page mode. Note that this ISR behavior is the default and that the PgMode bits in the CPU F register may be changed while in an ISR. If the PgMode bits are changed while in an ISR, the pre-ISR value is still restored by the RETI; but if the STK PP or IDX PP registers are changed in the ISR, the ISR is also required to restore the values before executing the RETI instruction.

The most likely PgMode bit change, while in an ISR, is from the default value of 00b to 01b. In the 01b mode, indexed memory access is directed to the SRAM page indicated by the value of the STK_PP register. By using the PgMode, modification of the STK_PP register value is unnecessary. The STK_PP register determines on which SRAM page the stack is located. The 01b paging mode is intended to provide easy access to the stack, while in an ISR, by setting the CPU_X register (just X in instruction format) equal to value of SP using MOV X, SP instruction.

The two previous paragraphs covered two of the three indexed memory access modes: STK_PP and forced to SRAM Page 0. Note, as shown in Table 4-1, that the STK_PP mode for indexed memory access is available under two PgMode settings. The 01b mode is intended for ISR use and the 11b mode is intended for non-ISR use. The third indexed memory access mode requires the PgMode bits to be set to 10b. In this mode indexed memory access is forced to the SRAM page indicated by the value of the IDX_PP register.



4.2 Register Definitions

The following registers are associated with RAM Paging and are listed in address order. The register descriptions have an associated register table showing the bit structure for that register. The bits in the tables that are grayed out are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of '0'. For a complete table of RAM Paging registers, refer to the Summary Table of the Core Registers on page 25.

4.2.1 TMP DRx Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
x,6xh	TMP_DRx				Data	[7:0]				RW:00

LEGEND

The Temporary Data Registers (TMP_DR0, TMP_DR1, TMP_DR2, and TMP_DR3) enhance the performance in multiple SRAM page PSoC devices.

These registers have no predefined function (for example, the compiler and hardware do not use these registers) and exist for the user to define.

Bits 7 to 0: Data[7:0]. Due to the paged SRAM architecture of PSoC devices with more than 256 bytes of SRAM, a

value in SRAM is not always accessible without first changing the current page. The TMP_DRx registers are readable and writable registers that are provided to improve the performance of multiple SRAM page PSoC devices, by supplying some register space for data that is always accessible.

For an expanded listing of the TMP_DRx registers, refer to the Summary Table of the Core Registers on page 25. For additional information, refer to the TMP_DRx register on page 231.

4.2.2 CUR PP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,D0h	CUR_PP							Page Bits[2:0]		RW:00

The Current Page Pointer Register (CUR_PP) sets the effective SRAM page for normal memory accesses in a multi-SRAM page PSoC device.

Bits 2 to 0: Page Bits[2:0]. These bits affect the SRAM page that is accessed by an instruction when the CPU_F[7:6] bits have a value of either 10b or 11b. Source Indexed, Destination Indexed addressing modes, and stack instructions, are never affected by the value of the CUR_PP register. (See the STK_PP and IDX_PP registers for more information.)

The Source Indirect Post Increment and Destination Indirect Post Increment addressing modes, better know as MVI, are only partially affected by the value of the CUR_PP register. For MVI instructions, the pointer address is in the SRAM page indicated by CUR_PP, but the address pointed to may be in another SRAM page.

See the MVR_PP and MVW_PP register descriptions for more information.

For additional information, refer to the CUR_PP register on page 202.

x An 'x' before the comma in the address field indicates that this register can be read or written to no matter what bank is used. An "x" after the comma in the address field indicates that there are multiple instances of the register.



4.2.3 STK PP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,D1h	STK_PP							RW:0		

The Stack Page Pointer Register (STK_PP) is used to set the effective SRAM page for stack memory accesses in a multi-SRAM page PSoC device.

Bits 2 to 0: Page Bits[2:0]. These bits have the potential to affect two types of memory access.

The purpose of this register is to determine on which SRAM page to store the stack. In the reset state, this register's value is 0x00 and the stack is in SRAM Page 0. However, if the STK_PP register value is changed, the next stack operation occurs on the SRAM page indicated by the new STK_PP value. Therefore, set the value of this register early in the program and never change it. If the program changes the STK_PP value after the stack grows, the program must ensure that the STK_PP value is restored when needed.

Note The impact that the STK_PP register has on the stack is independent of the SRAM Paging bits in the CPU_F register.

The second type of memory accesses that the STK_PP register affects are indexed memory accesses when the CPU_F[7:6] bits are set to 11b. In this mode, Source Indexed and Destination Indexed memory accesses are directed to the stack SRAM page, rather than the SRAM page indicated by the IDX_PP register or SRAM Page 0.

For additional information, refer to the STK_PP register on page 203.

4.2.4 IDX PP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,D3h	IDX_PP							RW:0		

The Index Page Pointer Register (IDX_PP) sets the effective SRAM page for indexed memory accesses in a multi-SRAM page PSoC device.

Bits 2 to 0: Page Bits[2:0]. These bits allow instructions, which use the Source Indexed and Destination Indexed address modes, to operate on an SRAM page that is not equal to the current SRAM page. However, the effect this

register has on indexed addressing modes is only enabled when the CPU F[7:6] is set to 10b.

When CPU_F[7:6] is set to 10b and an indexed memory access is made, the access is directed to the SRAM page indicated by the value of the IDX PP register.

See the STK_PP register description for more information on other indexed memory access modes. For additional

4.2.5 MVR PP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,D4h	MVR_PP							RW : 0		

The MVI Read Page Pointer Register (MVR_PP) sets the effective SRAM page for MVI read memory accesses in a multi-SRAM page PSoC device.

Bits 2 to 0: Page Bits[2:0]. These bits are only used by the MVI A, [expr] instruction, not to be confused with the MVI [expr], A instruction covered by the MVW_PP register. This instruction is considered a read because data is transferred from SRAM to the microprocessor's A register (CPU A).

When an MVI A, [expr] instruction is executed in a device with more than one page of SRAM, the SRAM address that is read by the instruction is determined by the value of the least significant bits in this register. However, the pointer for the MVI A, [expr] instruction is always located in the current SRAM page. See the *PSoC Designer Assembly Language User Guide* for more information on the MVI A, [expr] instruction.

The function of this register and the MVI instructions are independent of the SRAM Paging bits in the CPU_F register. For additional information, refer to the $\texttt{MVR}_\texttt{PP}$ register on page 205.



4.2.6 MVW PP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,D5h	MVW_PP							RW:0		

The MVI Write Page Pointer Register (MVW_PP) sets the effective SRAM page for MVI write memory accesses in a multi-SRAM page PSoC device.

Bits 2 to 0: Page Bits[2:0]. These bits are only used by the MVI [expr], A instruction, not to be confused with the MVI A, [expr] instruction covered by the MVR_PP register. This instruction is considered a write because data is transferred from the microprocessor's A register (CPU_A) to SRAM.

When an MVI [expr], A instruction is executed in a device with more than one page of SRAM, the SRAM

address that is written by the instruction is determined by the value of the least significant bits in this register. However, the pointer for the MVI [expr], A instruction is always located in the current SRAM page. See the PSoC Designer Assembly Language User Guide for more information on the MVI [expr], A instruction.

The function of this register and the MVI instructions are independent of the SRAM Paging bits in the CPU_F register. For additional information, refer to the MVW_PP register on page 206.

4.2.7 Related Registers

■ CPU_F Register on page 32.

5. Interrupt Controller



This chapter presents the Interrupt Controller and its associated registers. The interrupt controller provides a mechanism for a hardware resource in PSoC devices to change program execution to a new address without regard to the current task being performed by the code being executed. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

5.1 Architectural Description

A block diagram of the Interrupt Controller is shown in Figure 5-1, illustrating the concepts of **posted interrupts** and **pending interrupts**.




Figure 5-1. Interrupt Controller Block Diagram

This is the sequence of events that occur during interrupt processing.

- An interrupt becomes active, either because (a) the interrupt condition occurs (for example, a timer expires), (b) a previously posted interrupt is enabled through an update of an interrupt mask register, or (c) an interrupt is pending and GIE is set from '0' to '1' in the CPU Flag register.
- 2. The current executing instruction finishes.

- The internal interrupt service routine (ISR) executes, taking 13 cycles. During this time, the following actions occur:
- The PCH, PCL, and Flag register (CPU_F) are pushed onto the stack (in that order).
- The CPU_F register clears. Since this clears the GIE bit to '0', additional interrupts are temporarily disabled.
- The PCH (PC[15:8]) is cleared to zero.
- The interrupt vector is read from the interrupt controller and its value is placed into PCL (PC[7:0]). This sets the program counter to point to the appropriate address in the interrupt table (for example, 0014h for the GPIO interrupt).



- Program execution vectors to the interrupt table. Typically an LJMP instruction in the interrupt table sends execution to the user's interrupt service routine for this interrupt. (See Instruction Set Summary on page 28.)
- The ISR executes. Interrupts are disabled since GIE = 0.
 In the ISR, interrupts can be re-enabled if necessary by setting GIE = 1 (take care to avoid stack overflow in this case).
- 6. The ISR ends with an RETI instruction. This pops the Flag register, PCL, and PCH from the stack, restoring those registers. The restored Flag register re-enables interrupts since GIE = 1 again.
- Execution resumes at the next instruction, after the instruction that occurred before the interrupt. However, if there are more pending interrupts, the subsequent interrupts are processed before the next normal program instruction.

Interrupt Latency. The time between the assertion of an enabled interrupt and the start of its ISR is calculated using this equation:

Latency =

Time for current instruction to finish +

Time for M8C to change program counter to interrupt address +

Time for LJMP instruction in interrupt table to execute.

Equation 1

Latency =

Time for current instruction to finish +

Time for M8C to change program counter to interrupt address +

Time for LJMP instruction in interrupt table to execute.

For example, if the 5-cycle JMP instruction is executing when an interrupt becomes active, the total number of CPU clock cycles before the ISR begins is:

Equation 2

(1 to 5 cycles for JMP to finish) + (13 cycles for interrupt routine) + (7 cycles for LJMP) = 21 to 25 cycles.

In this example, at 24 MHz, 25 clock cycles take 1.042 μ s.

Interrupt Priority. Interrupt priorities come into consideration when more than one interrupt is pending during the same instruction cycle. In this case, the Priority Encoder (see Figure 5-1) generates an interrupt vector for the highest priority pending interrupt.

5.1.1 Posted versus Pending Interrupts

An interrupt is posted when its interrupt conditions occur. This results in the flip-flop in Figure 5-1 clocking in a 1. The interrupt remains posted until the interrupt is taken or until it is cleared by writing to the appropriate INT CLRx register.

A posted interrupt is not pending unless it is enabled by setting its interrupt mask bit (in the appropriate INT_MSKx register). All pending interrupts are processed by the Priority Encoder to determine the highest priority interrupt taken by the M8C if the Global Interrupt Enable bit is set in the CPU F register.

Disabling an interrupt by clearing its interrupt mask bit (in the INT_MSKx register) does not clear a posted interrupt, nor does it prevent an interrupt from posting. It simply prevents a posted interrupt from becoming pending.

It is especially important to understand the functionality of clearing posted interrupts, if the configuration of the PSoC device is changed by the application.

For example, if a block has a posted interrupt when it is enabled and then disabled, the posted interrupt remains. Therefore, it is good practice to use the INT_CLR register to clear posted interrupts before enabling or re-enabling a block

5.2 Application Overview

The interrupt controller and its associated registers allow the user's code to respond to an interrupt from almost every functional block in PSoC devices. Interrupts for all the digital blocks and each of the analog columns are available, as well as interrupts for supply voltage, sleep, variable clocks, and a general GPIO (pin) interrupt.

The registers associated with the interrupt controller allow for the disabling of interrupts either globally or individually. The registers also provide a mechanism by which a user can *clear* all pending and posted interrupts or clear individual posted or pending interrupts. A *software* mechanism is provided to set individual interrupts. Setting an interrupt by way of software is very useful during code development, when one may not have the complete hardware system necessary to generate a real interrupt.



The following table lists the interrupts and priorities that are available in the PSoC devices.

Table 5-1. Device Interrupts

Interrupt Priority	Interrupt Address	Interrupt Name
0 (Highest)	0000h	Reset
1	0004h	Supply voltage monitor
2	0008h	Analog
3	000Ch	CapSense
4	0010h	Timer0
5	0014h	GPIO
6	0018h	SPI
7	001Ch	I2C
8	0020h	Sleep Timer
9	0024h	Timer1
10	0028h	Timer2
23 (Lowest for CY8C20x67, CY8C20x47, CY8C20x37)	005Ch	ADC



5.3 Register Definitions

The following registers are associated with the Interrupt Controller and are listed in address order. The register descriptions have an associated register table showing the bit structure for that register. The bits in the tables that are grayed out are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of '0'. For a complete table of Interrupt Controller registers, refer to the Summary Table of the Core Registers on page 25.

5.3.1 INT CLR0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,DAh	INT_CLR0	I2C	Sleep	SPI	GPIO	Timer0	CapSense	Analog	V Monitor	RW:00

The Interrupt Clear Register 0 (INT_CLR0) enables the individual interrupt sources' ability to clear posted interrupts.

The INT_CLR0 register is similar to the INT_MSK0 register in that it holds a bit for each interrupt source. Functionally the INT_CLR0 register is similar to the INT_VC register, although its operation is completely independent. When the INT_CLR0 register is read, any bits that are set indicate an interrupt was posted for that hardware resource. Reading this register gives the user the ability to determine all posted interrupts.

The Enable Software Interrupt (ENSWINT) bit in the INT_SW_EN register determines how an individual bit value, written to an INT_CLR0 register, is interpreted. When ENSWINT is cleared (the default state), writing 1's to the INT_CLR0 register has no effect. However, writing 0's to the INT_CLR0 register, when ENSWINT is cleared, causes the corresponding interrupt to clear. If the ENSWINT bit is set, any 0's written to the INT_CLR0 register are ignored. However, 1's written to the INT_CLR0 register, while ENSWINT is set, cause an interrupt to post for the corresponding interrupt.

Software interrupts aid in debugging interrupt service routines by eliminating the need to create system level interactions that are sometimes necessary to create a hardwareonly interrupt. **Bit 7: I2C.** This bit allows posted I2C interrupts to be read, cleared, or set.

Bit 6: Sleep. This bit allows posted sleep interrupts to be read, cleared, or set.

Bit 5: SPI. This bit allows posted SPI interrupts to be read, cleared, or set.

Bit 4: GPIO. This bit allows posted GPIO interrupts to be read, cleared, or set.

Bit 3: Timer0. This bit allows posted timer interrupts to be read, cleared, or set.

Bit 2: CapSense. This bit allows posted CapSense interrupts to be read, cleared, or set.

Bit 1: Analog. This bit allows posted analog interrupts to be read, cleared, or set.

Bit 0: V Monitor. This bit allows posted voltage monitor interrupts to be read, cleared, or set.

For additional information, refer to the INT_CLR0 register on page 210.



5.3.2 INT CLR1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,DBh	INT_CLR1							Timer2	Timer1	RW:00

This register enables the individual interrupt sources' ability to clear posted interrupts.

When bits in this register are read, a '1' is returned for every bit position that has a corresponding posted interrupt. When bits in this register are written with a '0' and ENSWINT is not set, posted interrupts are cleared at the corresponding bit positions. If there is no posted interrupt, there is no effect. When bits in this register are written with a '1' and ENSWINT is set, an interrupt is posted in the interrupt controller.

Bit 1: Timer2. Read '0', no posted interrupt for Timer2.

Read '1', posted interrupt present for Timer2.

Write 0 AND ENSWINT = 0. Clear posted interrupt if it exists.

Write 1 AND ENSWINT = 0. No effect.

Write 0 AND ENSWINT = 1. No effect.

Write 1 AND ENSWINT = 1. Post an interrupt for Timer2.

Bit 0: Timer1. Read '0', no posted interrupt for Timer1.

Read '1', posted interrupt present for Timer1.

Write 0 AND ENSWINT = 0. Clear posted interrupt if it exists.

Write 1 AND ENSWINT = 0. No effect.

Write 0 AND ENSWINT = 1. No effect.

Write 1 AND ENSWINT = 1. Post an interrupt for Timer1.

For additional information, refer to the INT_CLR1 register on page 212.

5.3.3 INT CLR2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,DCh	INT_CLR2									RW:00

This register enables the individual interrupt sources' ability to clear posted interrupts.

When bits in this register are read, a '1' is returned for every bit position that has a corresponding posted interrupt. When bits in this register are written with a '0' and ENSWINT is not set, posted interrupts are cleared at the corresponding bit positions. If there was not a posted interrupt, there is no

effect. When bits in this register are written with a '1' and ENSWINT is set, an interrupt is posted in the interrupt controller

For additional information, refer to the INT_CLR2 register on page 213.



5.3.4 INT MSK0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,E0h	INT_MSK0	I2C	Sleep	SPI	GPIO	Timer0	CapSense	Analog	V Monitor	RW:00

The Interrupt Mask Register (INT_MSK0) enables the individual interrupt sources' ability to create pending interrupts.

If cleared, each bit in an INT_MSK0 register prevents a posted interrupt from becoming a pending interrupt (input to the Priority Encoder). However, an interrupt can still post even if its mask bit is zero. All INT_MSK0 bits are independent of all other INT_MSK0 bits.

If an INT_MSK0 bit is set, the interrupt source associated with that mask bit may generate an interrupt that becomes a pending interrupt. For example, if INT_MSK0[4] is set and at least one GPIO pin is configured to generate an interrupt, the interrupt controller allows a GPIO interrupt request to post and become a pending interrupt to which the M8C responds. If a higher priority interrupt is generated before the M8C responds to the GPIO interrupt, the higher priority interrupt is responded to before the GPIO interrupt.

Each interrupt source may require configuration at a block level. Refer to the corresponding chapter for each interrupt for any additional configuration information.

Bit 7: I2C. This bit allows I2C interrupts to be enabled or masked.

Bit 6: Sleep. This bit allows sleep interrupts to be enabled or masked.

Bit 5: SPI. This bit allows SPI interrupts to be enabled or masked.

Bit 4: GPIO. This bit allows GPIO interrupts to be enabled or masked.

Bit 3: Timer0. This bit allows Timer0 interrupts to be enabled or masked.

Bit 2: CapSense. This bit allows CapSense interrupts to be enabled or masked.

Bit 1: Analog. This bit allows analog interrupts to be enabled or masked.

Bit 0: V Monitor. This bit allows voltage monitor interrupts to be enabled or masked.

For additional information, refer to the INT_MSK0 register on page 216.

5.3.5 INT_MSK1 Register

Addre	s Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,DFh	INT_MSk	1						Timer2	Timer1	RW:00

This register enables the individual sources' ability to create pending interrupts.

When an interrupt is masked off, the mask bit is '0'. The interrupt continues to post in the interrupt controller. Clearing the mask bit only prevents a posted interrupt from becoming a pending interrupt.

Bit 1: Timer2. '0' is mask Timer2 interrupt. '1' is unmask Timer2 interrupt.

Bit 0: Timer1. '0' is mask Timer1 interrupt. '1' is unmask Timer1 interrupt.

For additional information, refer to the INT_MSK1 register on page 215.

5.3.6 INT_MSK2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,DEh	INT_MSK2									RW:00

This register is used to enable the individual sources' ability to create pending interrupts.

When an interrupt is masked off, the mask bit is '0'. The interrupt still posts in the interrupt controller. Therefore,

clearing the mask bit only prevents a posted interrupt from becoming a pending interrupt.

For additional information, refer to the INT_MSK2 register on page 214.



5.3.7 INT SW EN Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,E1h	INT_SW_EN								ENSWINT	RW:0

The Interrupt Software Enable Register (INT_SW_EN) is used to enable software interrupts.

Bit 0: ENSWINT. This bit is a special non-mask bit that controls the behavior of the INT_CLR0 register. See the INT_CLR0 register in this section for more information.

For additional information, refer to the INT_SW_EN register on page 217.

5.3.8 INT VC Register

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1	0,E2h	INT_VC				Pending In	terrupt[7:0]				RC:00

LEGEND

Clearable register or bits.

The Interrupt Vector Clear Register (INT_VC) returns the next pending interrupt and clears all pending interrupts when written.

Bits 7 to 0: Pending Interrupt[7:0]. When the register is read, the *least significant byte (LSB)* of the highest priority pending interrupt is returned. For example, if the GPIO and I2C interrupts were pending and the INT_VC register was read, the value 14h is read. However, if no interrupts were pending, the value 00h is returned. This is the reset vector in the interrupt table; however, reading 00h from the INT_VC register is not considered an indication that a system reset is pending. Rather, reading 00h from the INT_VC register simply indicates that there are no pending interrupts. The highest priority interrupt, indicated by the value returned by a read of the INT_VC register, is removed from the list of pending interrupts when the M8C services an interrupt.

Reading the INT_VC register has limited usefulness. If interrupts are enabled, a read to the INT_VC register is not able to determine that an interrupt was pending before the interrupt was actually taken. However, while in an interrupt service routine, a user may wish to read the INT_VC register to see the next interrupt. When the INT_VC register is written with any value, all pending and posted interrupts are cleared by asserting the clear line for each interrupt.

For additional information, refer to the INT_VC register on page 218.

5.3.9 Related Registers

■ CPU F on page 220.

6. General Purpose I/O (GPIO)





This chapter discusses the General Purpose I/O (GPIO) and its associated registers, which is the circuit responsible for interfacing to the I/O pins of a PSoC device. The GPIO blocks provide the interface between the M8C core and the outside world. They offer a large number of configurations to support several types of input/output (IO) operations for both digital and analog systems. For a complete table of the GPIO registers, refer to the PSoC Core on page 24. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

6.1 Architectural Description

The GPIO in the CY8C20x67, CY8C20x47, CY8C20x37, and CY8C20055 devices are all uniform, except that Port 0 and Port 1 GPIO have stronger high drive. In addition to higher drive strength, Port 1 GPIO have an option for regulated output level. These distinctions are discussed in more detail in the section Port 1 Distinctions on page 53 and Port 0 Distinctions on page 54.

Figure 6-1. GPIO Block Diagram







6.1.1 General Description

The GPIO contains input buffers, output drivers, and configuration logic for connecting the PSoC device to the outside world.

IO Ports are arranged with (up to) 8 bits per port. Each full port contains eight identical GPIO blocks. Each GPIO block is used for the following types of I/O:

- Digital I/O (digital input and output controlled by software)
- Analog I/O

Each I/O pin also has several drive modes, and interrupt capabilities. All GPIO pins provide both digital I/O and analog input capability.

All I/O contain the capability to connect to an internal analog bus. This is described in detail in the I/O Analog Multiplexer chapter on page 97.

Certain pins contain an option to bypass the normal data path and output from an internal source. An example is I2C outputs. These are described in Data Bypass on page 55.

6.1.2 Digital I/O

One of the basic operations of the GPIO ports is to allow the M8C to send information out of the PSoC device and get information into the M8C from outside the device. This is accomplished by way of the port data register (PRTxDR). Writes from the M8C to the PRTxDR register store the data state, one bit per GPIO. In the standard non-bypass mode, the pin drivers drive the pin in response to this data bit, with a drive strength determined by the Drive mode setting (see Figure 6-1). The actual voltage on the pin depends upon the Drive mode and the external load.

The M8C reads the value of a port by reading the PRTxDR register address. When the M8C reads the PRTxDR register address, the current value of the pin voltage is translated into a logic value and returned to the M8C. Note that the pin voltage can represent a different logic value than the last value written to the PRTxDR register. This is an important distinction to remember in situations such as the use of a read modify write to a PRTxDR register. Examples of read modify write instructions include AND, OR, and XOR.

The following is an example of how a read modify write, to a PRTxDR register, could have an unexpected and even indeterminate result in certain systems. Consider a scenario where all bits of Port 1 on the PSoC device are in the strong 0 resistive 1 Drive mode; so that in some cases, the system the PSoC is in may pull down one of the bits by an external driver.

mov reg[PRT1DR], 0xFF
and reg[PRT1DR], 0x7F

In the first line of this code, writing a 0xFF to the port causes the PSoC to drive all pins high through a resistor. This does not affect any bits that are strongly driven low by the system

the PSoC is in. However, in the second line of code, it cannot guarantee that only bit 7 is the one set to a strong 0 (zero). Because the AND instruction first reads the port, any bits that are currently driven low externally are read as a 0. These zeros are then written back to the port. When this happens, the pin goes into a strong 0 state; therefore, if the external low drive condition ends in the system, the PSoC keeps the pin value at a logic 0.

6.1.3 Analog and Digital Inputs

Analog signals pass into the PSoC device core from device pins through a resistive path. For analog signals, the GPIO block is typically configured into a High Impedance Analog Drive mode (High Z). The mode turns off the Schmitt trigger on the input path, which may reduce power consumption and decrease internal switching noise when using a particular I/O as an analog input.

All modes, except High Impedance Analog, allow digital inputs. The most useful digital input modes are Resistive Pull Up (DM1, DM0 = 00b with Data = 1) or a fully high impedance input using open drain (DM1, DM0 = 11b with Data = 1).

6.1.4 Port 1 Distinctions

Port 1 has two differences from the other GPIO ports. It has stronger high drive (as does Port 0) and it has an option for regulating all outputs to a 3V/2.5V/1.8V level when in strong drive mode. Refer to the device data sheet for the different current sourcing specifications of Port 1.

By setting the REG_EN bit in the IO_CFG1 register, Port 1 can be configured to drive strong high to a regulated 3V/ 2.5V/1.8V level. If REG_EN is set low, Port 1 pins drive to Vdd in strong drive mode.

In Resistive High Drive mode ([DM1, DM0] = 00), the pins pull up to the *chip* Vdd level regardless of the regulator setting for this port. Only Strong Drive mode allows for the outputs to be driven to the regulated level. When the REG_EN bit is set high, pins configured for strong drive to regulated level, while those in resistive pull up mode drive to Vdd.

In their default state, all Port 1 I/O prevent DC current from flowing into the pin when the pin voltage is above the chip Vdd. This feature resolves the problem where the PSoC holds down the system I2C bus or provides a current leakage path from a powered peripheral during PSoC power down or reset.

The open drain driver is capable of sinking 24 mA current (required for sinking LEDs used for backlighting) and maintaining a logic low state.

Regulated output level can be selected by bits 4 and 5 in the IO_CFG1 register. For 3V output level, the chip Vdd should be greater than 3.1V. For 2.5V output, the chip Vdd should be greater than 2.7V, and for 1.8V output level, chip Vdd should be greater than 2.5V.



6.1.5 Port 0 Distinctions

Port 0 has a stronger high drive. However, unlike Port 1, it does not have an option for regulating the outputs when in strong drive mode. Refer to the device data sheet for the different current sourcing specifications of Port 0.

6.1.6 GPIO Block Interrupts

You have the ability to individually configure each GPIO pin for interrupt capability. Pins are configured by pin interrupt enables and also by a chip wide selection for interrupt state with this global selection. Pins can be set to interrupt when the pin is low or when it changes from the last time it was read. The block provides an open drain interrupt output (INTO) that is connected to other GPIO blocks in a wire-OR fashion.

All pin interrupts that are wire-ORed together are tied to the same system GPIO interrupt. Therefore, if interrupts are enabled on multiple pins, the user's interrupt service routine must provide a mechanism to determine which pin was the source of the interrupt.

Using a GPIO interrupt requires these steps:

- Set the Interrupt mode (IOINT bit in the IO_CFG1 register).
- 2. Enable the bit interrupt in the GPIO block.
- 3. Set the mask bit for the (global) GPIO interrupt.
- 4. Assert the overall Global Interrupt Enable.

The first step sets a common interrupt mode for all pins.

The second step, bit interrupt enable, is set at the GPIO pin level (that is, at each port pin), by way of the PRTxIE registers.

The last two steps are common to all interrupts and described in the Interrupt Controller chapter on page 45.

At the GPIO block level, asserting the INTO line depends only on the bit interrupt enable and the state of the pin relative to the chosen Interrupt mode. At the PSoC device level, due to their wire-OR nature, the GPIO interrupts are neither true edge sensitive interrupts nor true level sensitive interrupts. They are considered edge sensitive for asserting, but level sensitive for release of the wire-OR interrupt line.

If no GPIO interrupts are asserting, a GPIO interrupt occurs whenever a GPIO pin interrupt enable is set and the GPIO pin transitions (if not already transitioned) appropriately high or low to match the interrupt mode configuration. After this happens, the INTO line pulls low to assert the GPIO interrupt. This assumes the other system level enables are on, such as setting the global GPIO interrupt enable and the Global Interrupt Enable. Setting the pin interrupt enable may immediately assert INTO, if the Interrupt mode conditions are already being met at the pin.


After INTO pulls low, it continues to hold INTO low until one of these conditions change:

- The pin interrupt enable is cleared.
- The voltage at pin transitions to the opposite state.
- In interrupt-on-change mode, the GPIO data register is read thus setting the local interrupt level to the opposite state.
- The Interrupt mode is changed so that the current pin state does not create an interrupt.

After one of these conditions is met, the INTO releases. At this point, another GPIO pin (or this pin again) could assert its INTO pin, pulling the common line low to assert a new interrupt.

Note the following behavior from this level release feature. If one pin is asserting INTO and then a second pin asserts its INTO, when the first pin releases its INTO, the second pin is already driving INTO and thus no change is seen (that is, no new interrupt is asserted on the GPIO interrupt). Take care, using polling or the states of the GPIO pin and Global Interrupt Enables, to catch all interrupts among a set of wire-OR GPIO blocks.

Figure 6-2. GPIO Interrupt Logic Diagram



6.1.6.1 Interrupt Modes

GPIO interrupts use the IOINT bit from the IO_CFG1 register. The setting of IOINT determines the interrupt mode for all GPIO.

Interrupt mode IOINT=0 means that the block asserts the GPIO interrupt line (INTO) when the pin voltage is low, if the block's bit interrupt enable line is set (high).

Interrupt mode IOINT=1 means that the block asserts the interrupt line (INTO) when the pin voltage is the opposite of the last state read from the pin, if the block's bit interrupt enable line is set high. This mode switches between low mode and high mode, depending upon the last value read from the port during reads of the data register (PRTxDR). If the last value read from the GPIO was 0, the GPIO pin is in



Interrupt High mode. If the last value read from the GPIO was '1', the GPIO is in Interrupt Low mode.


Table 6-1. GPIO Interrupt Modes

IE	IOINT	Description
0	0	Bit interrupt disabled, INTO deasserted
0	1	Bit interrupt disabled, INTO d-asserted
1	0	Assert INTO when PIN = low
1	1	Assert INTO when PIN = change from last read


Figure 6-3 assumes that the GIE is set, GPIO interrupt mask is set, and that the IOINT bit was set to high. The Change Interrupt mode relies on the value of an internal read register to determine if the pin state changed. Therefore, the port that contains the GPIO in question must be read during every interrupt service routine. If the port is not read, the Interrupt mode acts as if it is in high mode when the latch value is '0' and low mode when the latch value is '1'.

Figure 6-3. GPIO Interrupt Mode IOINT = 1

Last Value Read From Pin was '0'



Last Value Read From Pin was '1'



6.1.7 Data Bypass

GPIO pins are configured to either output data through CPU writes to the PRTxDR registers or to bypass the port's data register and output data from internal functions instead. The bypass path is shown in Figure 6-1 by the Alt Data input, which is selected by the Alt Select input. These data bypass options are selected in one of two ways.

- For internal functions such as I2C and SPI, the hardwire automatically selects the bypass mode for the required pins when the function is enabled. In addition, some bypass outputs are selected by the user through the OUT_P1 register. For these, the pin is configured for data bypass when the register bit is set high, which allows an internal signal to be driven to the pin.
- For all bypass modes, the wanted drive mode of the pin must be configured separately for each pin, with the PRTxDM1 and PRTxDM0 registers.



6.2 Register Definitions

The following registers are associated with the General Purpose I/O (GPIO) and are listed in address order. The register descriptions have an associated register table showing the bit structure for that register. The bits in the tables that are grayed out are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of 0. For a complete table of General Purpose I/O registers, refer to the Core Register Summary on page 25.

For a selected GPIO block, the individual registers are addressed in the Core Register Summary on page 25. In the register names, the 'x' is the port number, configured at the PSoC device level (x = 0 to 4 typically). All register values are readable, except for the PRTxDR register; reads of this register return the pin state instead of the register bit state.

Note GPIO pins P0[5] and P2[6] are not supported in CY8C20xx7/S and CY8C20055. Reading these register bits will return a value of 0.

6.2.1 PRTxDR Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,xxh	PRTxDR				Data	[7:0]				RW:00

LEGEND

The Port Data Register (PRTxDR) allows for write or read access of the current logical equivalent of the voltage on the pin.

Bits 7 to 0: Data[7:0]. Writing the PRTxDR register bits set the output drive state for the pin to high (for Data = 1) or low (Data = 0), unless a bypass mode is selected (see Data Bypass on page 55).

Reading the PRTxDR register returns the actual pin state, as seen by the input buffer. This may not be the same as the expected output state, if the load pulls the pin more strongly than the pin's configured output drive. See Digital I/O on page 53 for a detailed discussion of digital I/O.

For additional information, refer to the PRTxDR register on page 165.

6.2.2 PRTxIE Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,xxh	PRTxIE				InterruptEr	nables[7:0]				RW:00

LEGEND

The Port Interrupt Enables (PRTxIE) registers enable or disable interrupts from individual GIPIO pins.

Bits 7 to 0: InterruptEnables[7:0]. These bits enable the corresponding port pin interrupt. Only four LSB pins are used since this port has four pins.

'0' is port pin interrupt disabled for the corresponding pin.

'1' is port pin interrupt enabled for the corresponding pin. Interrupt mode is determined by the IOINT bit in the IO CFG1 register.

For additional information, refer to the PRTxDR register on page 165.

xx An "x" after the comma in the address field indicates that there are multiple instances of the register. For an expanded address listing of these registers, refer to the Core Register Summary on page 25.

xx An "x" after the comma in the address field indicates that there are multiple instances of the register. For an expanded address listing of these registers, refer to the Core Register Summary on page 25.



6.2.3 PRTxDMx Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access	
1,xxh	PRTxDM0		Drive Mode 0[7:0]								
1,xxh	PRTxDM1		Drive Mode 1[7:0]								

LEGEND

The Port Drive Mode Bit Registers (PRTxDM0 and PRTxDM1) specify the Drive mode for GPIO pins.

Bits 7 to 0: Drive Mode x[7:0]. In the PRTxDMx registers there are four possible drive modes for each port pin. Two mode bits are required to select one of these modes, and these two bits are spread into two different registers (PRTxDM0 and PRTxDM1). The bit position of the affected port pin (for example, Pin[2] in Port 0) is the same as the bit position of each of the two drive mode register bits that control the Drive mode for that pin (for example, bit[2] in PRT0DM0 and bit[2] in PRT0DM1). The two bits from the two registers are treated as a group. These are referred to as DM1 and DM0, or together as DM[1:0]. Drive modes are shown in Table 6-3.

For analog I/O, set the drive mode to the High Z analog mode, 10b. The 10b mode disables the block's digital input buffer so no crowbar current flows, even when the analog input is not close to either power rail. If the 10b drive mode is used, the pin is always read as a zero by the CPU and the pin cannot generate a useful interrupt. (It is not strictly required that you select High Z mode for analog operation.)

When digital inputs are needed on the same pin as analog inputs, use the 11b Drive mode with the corresponding data bit (in the PRTxDR register) set high.

Dri Mo	ive des	Pin State	Description					
DM1	DM0							
0	0	Resistive pull up	Resistive high, strong low					
0	1	Strong drive	Strong high, strong low					
1	0	High impedance, analog (reset state)	High Z high and low, digital input disabled (for zero power) (reset state)					
1	1	Open drain low	High Z high (digital input enabled), strong low.					

The GPIO provides a default drive mode of high impedance, analog (High Z). This is achieved by forcing the reset state of all PRTxDM1 registers to FFh.

For additional information, refer to the PRTxDM0 register on page 225, and the PRTxDM1 register on page 226.

xx An "x" after the comma in the address field indicates that there are multiple instances of the register. For an expanded address listing of these registers, refer to the Core Register Summary on page 25.



6.2.4 IO CFG1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,DCh	IO_CFG1	StrongP		Rang	e[1:0]	P1_LOW_ THRS	SPICLK_ ON_P10	REG_EN	IOINT	RW: 00

The Input/Output Configuration Register 1 (IO_CFG1) configures the Port 1 output regulator and set the Interrupt mode for all GPIO.

Bit 7: StrongP. Setting this bit increases the drive strength and edge ratio for high outputs.

Bit 5 and 4: Range[1:0]. These bits select the regulator output level for Port 1. Available levels are 3.0V, 1.8V, and 2.5V.

Selects the high output level for Port 1 outputs.

Range[1:0]	Output Level
00	3.0 volts
01	3.0 volts
10	1.8 volts
11	2.5 volts

Bit 3 P1_LOW_THRS. This bit reduces the threshold voltage of the P1 port input buffers so that there are no compatibility issues when Port 1 is communicating at regulated voltage levels.

'0' is standard threshold of VIH, VIL. '1' is reduce threshold of VIH, VIL.

Bit 2: SPICLK_ON_P10. When this bit is set to '1', the SPI clock is mapped to Port 1 pin 0. Otherwise, it is mapped to Port 1 pin 3.

Bit 1: REG_EN. The Register Enable bit (REG_EN) controls the regulator on Port 1 outputs.

Bit 0: IO INT. This bit sets the GPIO Interrupt mode for all pins in the PSoC devices. GPIO interrupts are controlled at each pin by the PRTxIE registers, and also by the global GPIO bit in the INT MSK0 register.

For additional information, refer to the IO_CFG1 register on page 236.

6.2.5 IO CFG2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,DEh	IO_CFG2			R	EG_LEVEL[2:	0]		REG_CL	OCK[1:0]	RW:00

The Input/Output Configuration Register 2 (IO_CFG2) selects output regulated supply and clock rates.

Bits 5 to 3: REG_LEVEL[2:0]. These bits select output regulated supply.

REG_LEVEL[2:0]	Аррі	rox. Regulated Sup	ply (V)
000	3	2.5	1.8
001	3.1	2.6	1.9
010	3.2	2.7	2.0
011	3.3	2.8	2.1
100	3.4	2.9	2.2
101	3.5	3.0	2.3
110	3.6	3.1	2.4
111	3.7	3.2	2.5

Bits 1 to 0: REG_CLOCK[1:0]. The Regulated I/O charge pump can operate with a maximum clock speed of 12 MHZ. The REG_CLOCK[1:0] bits select clocking options for the regulator. Setting REG_CLOCK[1:0] to '10' should be used with 24 MHz SYSCLK and '01' should be used with 6/12 MHz SYSCLK.

REG_CLOCK[1:0]	SYSCLK Clock Rate					
10	24 MHz					
01	6/12 MHz					

For additional information, refer to the IO_CFG2 register on page 239.

7. System Performance Controller (SPC)



This chapter discusses the System Performance Controller (SPC) and its associated registers. For a complete table of the SPC registers, refer to the Summary Table of the Core Registers on page 25. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

7.1 Architectural Description

The System Performance Controller (SPC) abstracts the programming interface to all non-volatile SONOS memories on chip: Flash Macros (FM), Embedded EEPROM (EE), and Non-Volatile Latches (NVL). The key to the SPC is its Smart Write algorithm that is used when writing to these memories. This programming method optimizes the SONOS performance over a limited range of process and temperature.

This chapter provides a limited overview of the SPC as well as device-specific interfaces and settings. The heart of the SPC is the microcontroller core, temperature sensor, and the SPC system bus. The system includes interfaces to device core blocks and to the application processor. The following sections provide register information and an overview of key system block functionality.



7.2 Application Overview

As shown in Figure 7-1, the SPC contains one read/write data port and one read only status port. Reads from the status port return terminal conditions. The application processor/controller presents the data port with a stream of bytes formatted to implement the desired commands.

SPC

Return
Status
Port

Data
Port

Command
Stream/Return
Data
Data

Command
Stream/Return
Data

Figure 7-1. SPC Application Interface

7.2.1 Use of the Application Interface

In a typical programming operation, a command byte is written. After the first byte of information is driven to the SPC (which will be the instruction opcode), the SPC drives the 0th bit of status as '1' indicating that SPC is busy in processing the instruction. The next byte of information should be given to SPC only if the first bit of status is set to '1'. This bit is also set when the read data is ready on the rd_data port of SPC. This bit is monitored by the host processor/controller to give the next byte of data.

A high level example of how bytes are streamed into the command interface to implement two successive page writes is shown in Figure 7-2. Each command consists of a command byte, followed by parameters that are associated with the selected command. For the example shown, a base address is given, followed by a stream of data bytes (auto address increment). Once the targeted page buffer is full, the programming operation is initiated, and the application processor/SIE must wait for the operation to finish before writing a new command.

Command
Parameters

Write Page
Dev Id
Address Low
Address High
Data(0)
---Data(n)

Write Page
Dev Id
Address Low
Address High
Data(0)
---Data(n)

Figure 7-2. Command/Parameter Format

Note The address low and address high make a 16-bit address, with address high being the MSB of the address and address low being the LSB of the address. For instructions like load multi byte, read multi byte, program protect, the address is auto incremented based on the address low, address high and N value.

7.2.2 Status Codes

The SPC returns a 6-bit status code (bits 7:2 in the status register) after an instruction is executed. The status code when not 0 indicates an error condition.

The error status code is only cleared after the next command instruction is written into the SPC.



7.2.3 ADC User Module Usage

The ADC module cannot be accessed directly through the registers in the firmware but must be accessed through the SPC registers and ADC user module.

Input to ADC module can be from an external pin, so make sure the respective analog mux is enabled to connect external input to ADC module.

To use the ADC user module:.

- 1. Place the ADCINC user module in the device editor.
- 2. Configure Resolution and Clock divider as the application requires.
- 3. Enable global interrupts.
- 4. Set ADC Mode.
- 5. Start ADC.
- 6. Get sample.
- 7. Poll flag.
- 8. Reset flag.
- 9. Retrieve data.

8. Internal Main Oscillator (IMO)



This chapter presents the Internal Main Oscillator (IMO) and its associated registers. The IMO produces clock signals of 6, 12, and 24 MHz. For a complete table of the IMO registers, refer to the Summary Table of the Core Registers on page 25. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

8.1 Architectural Description

The Internal Main Oscillator (IMO) outputs a clock that is normally driven to the main system clock, SYSCLK. The IMO clock frequency can be configured as 6, 12, or 24 MHz.

The accuracy of the internal IMO clock is approximately ±5% over temperature and voltage variation. No external components are required to achieve this level of accuracy. The frequency doubler circuit, which produces SYSCLKX2, can be disabled to save power.

Registers for controlling these operations are found in the Digital Clocks chapter on page 107.

Table 8-1. IMO Frequencies

SLIMO	CY8C20x67, CY8C20x47, CY8C20x37, CY8C20055
00	12
01	6
10	24
11	Reserved

8.2 Application Overview

Device power may be optimized by selecting among the 24, 12, or 6 MHz settings using the SLIMO bits in the CPU_SCR1 register in conjunction with associated trim values in the IMO_TR register. Both methods are described ahead.

8.2.1 Trimming the IMO

An 8-bit register (IMO_TR) is used to trim the IMO. Bit 0 is the LSB and bit 7 is the MSB. The trim step size is approximately 60 kHz at the 24 MHz clock setting. A factory trim setting is loaded into the IMO TR register at boot time.

8.2.2 Engaging Slow IMO

Writing to the SLIMO bits of the CPU_SCR1 register enables the Slow IMO feature. SLIMO settings for 6 and 12 MHz are listed in Table 8-1. When changing frequency ranges, the associated factory trim value must be loaded into the IMO_TR register. The IMO immediately changes to the new frequency. Factory trim settings are stored in Flash for the frequencies listed in Table 8-1.



8.3 Register Definitions

The following registers are associated with the Internal Main Oscillator (IMO). The register descriptions have associated register tables showing the bit structure for that register. The bits in the tables that are grayed out are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of '0'. For a complete table showing all oscillator registers, refer to the Summary Table of the Core Registers on page 25.

8.3.1 IMO_TR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access		
1,E8h	IMO_TR		Trim[7:0]									

The Internal Main Oscillator Trim Register (IMO_TR) manually centers the oscillator's output to a target frequency.

This register is loaded with a factory trim value at boot. When changing frequency ranges, the matching frequency trim value must be loaded into this register.

A TableRead command to the Supervisory ROM returns the trim values to the SRAM. EraseAll Parameters (05h), on

page 36 has information on the location of various trim settings stored in Flash tables. Firmware needs to read the right trim value for desired frequency and update the IMO_TR register. The IMO_TR register must be changed at the lower frequency range setting.

For additional information, refer to the IMO_TR register on page 245



8.3.2 CPU SCR1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
x,FEh	CPU_SCR1	IRESS			SLIMO[1:0]				IRAMDIS	#:0

LEGEND

- x An "x" before the comma in the address field indicates that this register can be read or written to no matter what bank is used.
- # Access is bit specific. Refer to the Register Reference chapter on page 164 for additional information.

The System Status and Control Register 1 (CPU_SCR1) conveys the status and control of events related to internal resets and watchdog reset.

Bit 7: IRESS. The Internal Reset Status bit is a read only bit that determines if the booting process occurred more than once. When this bit is set, it indicates that the SROM SWBootReset code ran more than once. If this bit is not set, the SWBootReset ran only once. In either case, the SWBootReset code does not allow execution from code stored in Flash until the M8C core is in a safe operating mode with respect to supply voltage and Flash operation. There is no need for concern when this bit is set. It is provided for systems that may be sensitive to boot time, so that they can determine if the normal one pass boot time was exceeded. For more information on the SWBootReest code, see the Supervisory ROM (SROM) chapter on page 33.

Bit 4 to 3: SLIMO[1:0]. These bits set the IMO frequency range. See the table below for more information.

These changes allow for optimization of speed and power. The IMO trim value must also be changed when SLIMO is

changed (see Engaging Slow IMO on page 62). When not in external clocking mode, the IMO is the source for SYSCLK; therefore, when the speed of the IMO changes so does SYSCLK.

SLIMO	CY8C20x67, CY8C20x47, CY8C20x37, CY8C20055
00	12
01	6
10	24
11	Reserved

Bit 0: IRAMDIS. Initialize RAM Disable. This bit is a control bit that is readable and writeable. The *default value* for this bit is '0', which indicates that the maximum amount of SRAM must be initialized upon watchdog reset to a value of 00h. When the bit is '1', the minimum amount of SRAM is initialized after a watchdog reset.

For additional information, refer to the CPU_SCR1 register on page 223.

8.3.3 OSC_CR2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,E2h	OSC_CR2				CLK48MEN		EXTCLKEN	RSVD		RW:00

The Oscillator Control Register 2 (OSC_CR2) configures various features of internal clock sources and clock nets.

Bit 4: CLK48MEN. This is the 48 MHz clock enable bit. '0' disables the bit and '1' enables the bit.

Bit 2: EXTCLKEN. When the EXTCLKEN bit is set, the external clock becomes the source for the internal clock tree, SYSCLK, which drives most device clocking functions. All external and internal signals, including the low speed

oscillator, are synchronized to this clock source. The external clock input is located on P1[4]. When using this input, the pin drive mode must be set to High Z (not High Z analog), such as drive mode 11b with PRT1DR bit 4 set high.

Bit 1: RSVD. This is a reserved bit. It should always be 0.

For additional information, refer to the OSC_CR2 register on page 242.

8.3.4 Related Registers

- OSC_CR2 Register on page 112.
- CPU_SCR1 Register on page 132..

9. Internal Low Speed Oscillator (ILO)



This chapter briefly explains the Internal Low Speed Oscillator (ILO) and its associated register. The Internal Low Speed Oscillator produces a 32 kHz or 1 kHz clock. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

9.1 Architectural Description

The Internal Low Speed Oscillator (ILO) is an oscillator with a nominal frequency of 32 kHz or 1 kHz. It is used to generate sleep wakeup interrupts and watchdog resets. This oscillator is also used as a clocking source for the digital blocks. This block operates with a small internal bias current and produces an output clock of either 1 kHz or 32 kHz, configurable by the user. The ILO is trimmed for 32 kHz in production devices. There is no trim for 1 kHz, hence, high variation is expected from nominal value.

The block operates by charging a capacitor with a current, to a reference level. Once reached, the capacitor is discharged to ground. This process repeats to provide the oscillator (half) period.



9.2 Register Definitions

The following register is associated with the Internal Low Speed Oscillator (ILO). The register description has an associated register table showing the bit structure. The bits in the table that are grayed out are reserved bits and are not detailed in the register description that follows. Always write reserved bits with a value of '0'.

9.2.1 ILO TR Register

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1	1,E9h	ILO_TR		PD_MODE	ILOFREQ		Freq Trim[3:0]				RW : 18

The Internal Low Speed Oscillator Trim Register (ILO_TR) sets the adjustment for the internal low speed oscillator.

Bit 6: PD_MODE. This bit selects power down mode. Setting this bit high disables the oscillator and current bias when the ILO is powered down, which results in slower startup time. Setting this bit low keeps the small current bias running when the ILO is powered down, which results in faster startup time.

Bit 5: ILOFREQ. When this bit is set, the oscillator operates at a nominal frequency of 1 kHz, otherwise, it runs at the default 32 kHz.

Bits 3 to 0: FREQ_TRIM[3:0]. These bits trim the oscillator frequency. The device-specific value, placed in the trim bits of this register at boot time, is based on factory testing. *Do not alter the values in the register*.

For additional information, refer to the ILO_TR register on page 246.

10. External Crystal Oscillator (ECO)



This chapter briefly explains the External Crystal Oscillator (ECO) and its associated registers. The 32.768 kHz external crystal oscillator circuit allows the user to replace the internal low speed oscillator with a more precise time source. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.


10.1 Architectural Description

The External Crystal Oscillator (ECO) circuit requires only the following external components: an inexpensive watch crystal and two small value capacitors. The XTALIn (P2[3]) and XTALOut (P2[5]) pins connect to a 32.768 kHz watch crystal and the two external capacitors bypass these pins to ground. Figure 10-1 shows the external connections needed to implement the ECO. See the Application Overview on page 68 for information on enabling the ECO. Transitions between the internal and external oscillator domains may produce glitches on the clock bus.

During the process of activating the ECO, there must be a hold-off period before using it as the 32.768 kHz source. This hold-off period is partially implemented in hardware using the sleep timer. Firmware must set up a sleep period of one second (maximum ECO settling time), and then enable the ECO in the OSC_CR0 register. At the one second timeout (the sleep interrupt), the switch is made by hardware to the ECO. If the ECO is subsequently deactivated, the Internal Low Speed Oscillator (ILO) will again be activated and the switch is made back to the ILO immediately.

The ECO Exists bit (ECO EX, bit 0 of ECO_CONFIG) is used to control whether the switch-over is allowed or locked. This is a write once bit. It is written early in code execution after a Power on Reset (POR) or external reset (XRES) event. A '1' in this bit indicates to the hardware that a crystal exists in the system, and firmware is allowed to switch back and forth between ECO and ILO operation. If the bit is '0', switch-over to the ECO is locked out.

Figure 10-1. External Components for the ECO




The ECO Exists Written bit (ECO EXW, bit 1 of ECO_CONFIG) is read only and is set on the first write to this register. When this bit is '1', it indicates that the state of ECO EX is locked. This is illustrated in Figure 10-2.



Figure 10-2. State Transition Between ECO and ILO

This transition is allowed only if the write once "ECO Exists" register bit is set.



10.2 Application Overview

To use a 32.768 kHz external crystal, the GPIO pins that connect to the crystal must be set to the High Impedance drive mode. See the General Purpose I/O (GPIO) chapter on page 52 for information on GPIOs and their drive modes.

The firmware steps involved in switching between the Internal Low Speed Oscillator (ILO) to the 32.768 kHz External Crystal Oscillator (ECO) are as follows.

At reset, the device begins operation using the ILO.

- 1. Set the ECO EX bit to allow crystal operation.
- 2. Modify bits [2:0] in the External Crystal Oscillator ENBUS Register to be 011b.
- 3. Select a sleep interval of one second, using bits[4:3] in the Oscillator Control Register 0 (OSC_CR0), as the oscillator stabilization interval.
- Set bit [7] in the Oscillator Control Register 0
 (OSC_CR0) to '1' to enable the external crystal oscillator.
- 5. The ECO becomes the selected source at the end of the one-second interval on the edge created by the sleep interrupt logic. The one-second interval gives the oscillator time to stabilize before it becomes the active source. The sleep interrupt need not be enabled for the switch-over to occur. Reset the sleep timer (if this does not interfere with any ongoing realtime clock operation), to guarantee the interval length. Note that the ILO continues to run until the oscillator is automatically switched over by the sleep timer interrupt.

Note The ILO switches back instantaneously by writing the 32 kHz Select Control bit to '0'.

Note Transitions between oscillator domains may produce glitches on the 32 kHz clock bus. Functions that require accuracy on the 32 kHz clock should be enabled after the transition in oscillator domains.



10.3 Register Definitions

These registers are associated with the external crystal oscillator.

10.3.1 ECO_ENBUS Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,D2h	ECO_ENBUS							CO_ENBUS[2	:0]	RW: 07

The ECO_ENBUS register is used to disable and enable the external crystal oscillator (ECO).

Bits 2 to 0 ECO_ENBUS[2:0]. 111b – Default. Disables the external crystal oscillator (ECO).

011b – Allows the ECO to be enabled by bits in the ECO CFG register.

Other values are reserved. See the Application Overview on page 68 for the proper sequence for enabling the ECO.

For additional information, refer to the ECO_ENBUS register on page 233.

10.3.2 ECO TRIM Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,D3h	ECO_TRIM					ECO_XGM[2:0)]	ECO_	LP[1:0]	RW: 11

The ECO TRIM Register (ECO_TRIM) controls gain and power settings for the 32 kHz crystal oscillator.

These settings should not be changed from their default state. The default value is 0x14.

Bits 4 to 2: ECO_XGM[2:0]. These bits set the amplifier gain. In high power mode (ECO_LPM=0), the step size of the current source is approximately 400 nA, and the highest source current is with the '000' setting. In low power mode (ECO_LPM=1), the overall power is approximately 5% lower with the '000' setting than with the '111' setting.

'000' is the highest gain setting, and has the lowest power in low power mode (5% power reduction).

'111' is the lowest gain setting.

The default value is '101'.

Bits 1 to 0: ECO_LP[1:0]. These bits set the gain mode.

'00' is the highest power setting.

'11' is the lowest power setting. (30% power reduction).

The default value is '00'.

For additional information, refer to the ECO_TRIM register on page 234.

10.3.3 ECO CFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,E1h	ECO_CFG						ECO_LPM	ECO_EXW	ECO_EX	RW:00

The ECO Configuration Register provides status and control for the ECO.

Bit 2 ECO_LPM. This bit enables the ECO low power mode when high. This is recommended for use only during sleep mode.

Bit 1 ECO_EXW. The ECO Exists Written bit is used as a status bit to indicate that the ECO EX bit was previously writ-

ten to. It is read only. When this bit is a '1' indicates that the ECO CFG register was written to and is now locked.

Bit 0 ECO_EX. The ECO Exists bit serves as a flag to the hardware, to indicate that an external crystal oscillator exists in the system. Just after boot, it may be written only once to a value of '1' (crystal exists) or '0' (crystal does not exist).

If the bit is '0', a switch-over to the ECO is locked out by hardware. If the bit is '1', hardware allows the firmware to



freely switch between the ECO and ILO. It should be written as early as possible after a Power On Reset (POR) or External Reset (XRES) event.

For additional information, refer to the ECO_CFG register on page 241

10.3.4 Related Registers

- OSC_CR0 Register, on page 111.
- PRTxDR Registers register on page 56.
- PRTxIE Registers register on page 56.


10.4 Usage Modes and Guidelines

This block operates at extremely low current levels, making it vulnerable to coupled noise. Care should be taken to avoid coupling noise from neighboring signal pins. The block is designed to accept a wide variety of 6- or 12-pF crystals. There are four distinct operating power modes:

- Power down (PDM)
- Start up mode (SPM)
- High power mode (HPM)
- Low power mode (LPM)

There are specific sequences that are used to switch between each mode; typically a small delay is required after each instruction.

Figure 10-3. Power Mode State Machine



11. Sleep and Watchdog




This chapter discusses the Sleep and Watchdog operations and their associated registers. For a complete table of the Sleep and Watchdog registers, refer to the Summary Table of the Core Registers on page 25. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

11.1 Architectural Description

Device components that are involved in Sleep and Watchdog operation are the selected 32 kHz clock, the wakeup timer, the Sleep bit in the CPU_SCR0 register, the sleep circuit (to sequence going into and coming out of sleep), the bandgap refresh circuit (to periodically refresh the reference voltage during sleep), and the **watchdog timer**.

Figure 11-1. Sleep Controller Architecture





11.1.1 Sleep Control Implementation Logic

This section details the sleep mode logic implementation.

Conditions for entering the sleep modes:

- Standby Mode: Set the SLEEP bit in the CPU SCR0 register. This asserts the "sleep" signal for the sleep controller.
- The I2C block works in I2C sleep mode only to wake up the system. That is, when the device is in sleep, I2C can detect a start condition and receive an address. If the address matches, I2C generates an interrupt and wakes the system (refer to Power Modes on page 137). I2C can only detect a start condition and collect an 8-bit address then wake the system through an interrupt during I2C sleep mode. Refer to section Recommended I2C Implementation in Sleep Mode on page 128 for the procedure to be followed to enter/exit I2C sleep mode.
- Deep Sleep Mode: Configure the I2C_ON bit in the SLP_CFG2 register to 0 and the X32ON bit in OSC_CR0 to '0'. Set the LSO_OFF bit in the SLP_CFG2 register and then set the "SLEEP" bit in the CPU_SCR0 register. This enables the LSO_OFF signal to power down the LSO. The system enters into deep sleep mode. One point to note here is to not set the X32ON bit to '1' without setting the ECO_EX (ECO exists) bit in the ECO_CFG (1,E1h) register to a '1'. If you do so, the deep sleep mode is not entered, but clk32K is also not running. This implies that the sleep timer interrupt or the programmable timer interrupt cannot occur.

11.1.1.1 Wakeup Logic

- Waking up from standby mode is by an interrupt, which can be a sleep timer interrupt, a GPIO interrupt, a 16-bit programmable timer 0 interrupt.
- For the device, the wakeup from I2C sleep mode can be by an I2C interrupt in addition to a sleep timer interrupt, a programmable timer 0 interrupt, a GPIO interrupt.
- For the device, the wakeup from deep sleep mode can be through a GPIO interrupt.
- In standby mode during buzz, if the external supply falls below the LVD limit, an LVD interrupt occurs and initiates the wakeup sequence.
- In standby mode, if watchdog reset occurs, it first initiates the wakeup sequence. Once the wakeup is done, it resets the system.



As shown in Figure 11-2, once the SLEEP bit is deasserted, the wakeup is initiated. The sequence is shown in the following timing diagram. The taps used in this wakeup sequence are generated based upon user configuration settings in the SLP_CFG3 register."




Figure 11-2. Wakeup Sequence for the Device 1, 2, 3

^{1.} The duration of Power Good is 3 ILO Cycles.

The timing of T0 – T4 is based on the IMO frequency and the settings in the SLP_CFG3 register. For additional information, refer to the SLP_CFG3 Register on page 76.

^{3.} The maximum worst-case duration of the wakeup sequence is 263 µs, based on the minimum specified ILO frequency of 19 kHz, the minimum specified IMO frequency, and the default settings of the SLP_CFG3 register.



Note The T0, T1, and T2 mentioned in the SLP_CFG3 register with respect to Figure 11-2 on page 73 are defined as follows:

- T0: Time duration between T0 and T1 in the timing diagram.
- T1: Time duration between T1 and T2 in the timing diagram.
- T2: Time duration between T3 and T4 in the timing diagram.

11.1.2 Sleep Timer

The Sleep Timer is a 15-bit up counter clocked by the 32 kHz clock source. This timer is always enabled except in deep sleep mode. The exception to this is within an *ICE* (incircuit *emulator*) in *debugger* mode and when the Stop bit in the CPU_SCR0 is set; the sleep timer is disabled, so that the user does not get continual watchdog resets when a breakpoint is hit in the debugger environment.

If the associated sleep timer interrupt is enabled, a periodic interrupt to the CPU is generated based upon the sleep interval selected from the OSC_CR0 register. The sleep timer functionality does not need to directly associate with the sleep state. It can be used as a general purpose timer interrupt regardless of sleep state.

The reset state of the sleep timer is a count value of all zeros. There are two ways to reset the sleep timer. Any hardware reset, (that is, POR, XRES, or Watchdog Reset (WDR)) resets the sleep timer. There is also a method that allows the user to reset the sleep timer in firmware. A write of 38h to the RES_WDT register clears the sleep timer.

Note Any write to the RES_WDT register also clears the watchdog timer.

Clearing the sleep timer is done at anytime to synchronize the sleep timer operation to CPU processing. A good example of this is after POR. The CPU hold off, due to voltage ramp and others, may be significant. In addition, a significant amount of program initialization may be required. However, the sleep timer starts counting immediately after POR and is at an arbitrary count when user code begins execution. In this case, it is desirable to clear the sleep timer before enabling the sleep interrupt initially to ensure that the first sleep period is a full interval.

11.2 Application Overview

The following are notes regarding sleep related to firmware and application issues.

Note 1 If an interrupt is pending, enabled, and scheduled to be taken at the instruction boundary after the write to the SLEEP bit, the system does not go to sleep. The instruction still executes, but it cannot set the SLEEP bit in the CPU_SCR0 register. Instead, the interrupt is taken and the effect of the sleep instruction ignored.

Note 2 There is no need to enable the Global Interrupt Enable (CPU_F register) to wake the system out of sleep state. Individual interrupt enables, as set in the interrupt mask registers, are sufficient. If the Global Interrupt Enable is not set, the CPU does not service the ISR associated with that interrupt. However, the system wakes up and continues executing instructions from the point at which it went to sleep. In this case, the user must manually clear the pending interrupt or subsequently enable the Global Interrupt Enable bit and let the CPU take the ISR. If a pending interrupt is not cleared, it is continuously asserted. Although the SLEEP bit may be written and the sleep sequence executed as soon as the device enters sleep mode, the SLEEP bit is cleared by the pending interrupt and sleep mode is exited immediately.

Note 3 Upon wakeup, the instruction immediately after the sleep instruction is executed before the interrupt service routine (if enabled). The instruction after the sleep instruction is prefetched before the system actually goes to sleep. Thus, when an interrupt occurs to wake the system up, the prefetched instruction executes and the interrupt service routine is executed. (If the Global Interrupt Enable is not set, instruction execution continues where it left off before sleep.)

Note 4 If the Global Interrupt Enable bit is disabled, it is safely enabled just before the instruction that writes the SLEEP bit. It is usually undesirable to get an interrupt on the instruction boundary just before writing the SLEEP bit. This means that upon return from the interrupt, the sleep command is executed, possibly bypassing any firmware preparations that are necessary to go to sleep. To prevent this, disable interrupts before making preparations. After sleep preparations, enable global interrupts and write the SLEEP bit with the two consecutive instructions as follows.

```
and f,~01h // disable global interrupts
// (prepare for sleep, could
// be many instructions)
or f,01h // enable global interrupts
mov reg[ffh],08h // Set the sleep bit
```

Because of the timing of the Global Interrupt Enable instruction, it is not possible for an interrupt to occur immediately after that instruction. The earliest for the interrupt to occur is after the next instruction (write to the SLEEP bit) is executed. If an interrupt is pending, the sleep instruction is executed; but as described in Note 1, the sleep instruction is ignored. The first instruction executed after the ISR is the instruction after sleep.

Note 5 When an interrupt occurs after the sleep bit is written and before "PD" (power down signal) is asserted, the interrupt is ignored. The time from the SLEEP bit being written to PD being asserted is 2.5 CPU cycles. Thus, if the interrupt occurs within this period, it is ignored. Refer to Figure 11-3 on page 77 for sleep. The interrupts that occur after this period, that is, when the device is in sleep, are considered and the device wakes up.



11.3 Register Definitions

The following registers are associated with Sleep and Watchdog operations and are listed in address order. Each register description has an associated register table showing the bit structure for that register. The bits that are grayed out in the tables below are reserved bits and are not detailed in the register descriptions. Always write reserved bits with a value of '0'. For a complete table of the Sleep and Watchdog registers, refer to the Summary Table of the Core Registers on page 25.

11.3.1 RES WDT Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,E3h	RES_WDT		WDSL_Clear[7:0]							W:00

The Reset Watchdog Timer Register (RES_WDT) clears the watchdog timer (a write of any value) and clears both the watchdog timer and the sleep timer (a write of 38h).

Bits 7 to 0: WDSL_Clear[7:0]. The Watchdog Timer (WDT) write-only register is designed to timeout at three sleep timer rollover events. If only the WDT is cleared, the next Watchdog Reset (WDR) occurs anywhere from two to three times the current sleep interval setting. If the sleep timer is near the beginning of its count, the watchdog timeout is closer to three times.

However, if the sleep timer is very close to its *terminal count*, the watchdog timeout is closer to two times. To ensure a full three times timeout, clear both the WDT and the sleep timer. In applications that need a realtime clock and cannot reset the sleep timer when clearing the WDT, the duty cycle at which the WDT must be cleared is no greater than two times the sleep interval.

For additional information, refer to the RES_WDT register on page 219.

11.3.2 SLP_CFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,EBh	SLP CFG	PSSDC[1:0]								RW:0

The Sleep Configuration Register (SLP_CFG) sets the sleep duty cycle.

The value placed in this register is based upon factory testing.

Bits 7 and 6: PSSDC[1:0]. The Power System Sleep Duty Cycle bits set the sleep duty cycle.

For additional information, refer to the SLP_CFG register on page 247.



11.3.3 SLP_CFG2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,ECh	SLP_CFG2					ALT_Bu	ızz [1:0]	I2C_ON	LSO_OFF	RW:00

The Sleep Configuration Register (SLP_CFG2) holds the configuration for I2C sleep, deep sleep, and buzz.

Bits 3 and 2: ALT_Buzz[1:0]. These bits control additional selections for POR/LVD buzz rates. These are lower rates than the compatibility mode to provide for lower average power.

'00' - Compatibility mode, buzz rate determined by PSSDC bits.

'01' - Duty cycle is 1/32768.

'10' - Duty cycle is 1/8192.

'11' - Reserved.

Bit 1: I2C_ON. This bit enables the standby regulator in sleep at a level sufficient to supply the I2C circuitry. It is independent of the LSO_OFF bit.

Bit 0: LSO_OFF: This bit disables the LSO oscillator when in sleep state. By default, the LSO oscillator runs in sleep. When this bit is '0', the standby regulator is active at a power level to supply the LSO and Sleep timer circuitry and the LSO is enabled. When this bit is '1', the LSO is disabled in sleep, which in turn, disables the Sleep Timer, Watchdog Timer, and POR/LVD buzzing activity in sleep. If I2C_ON is not enabled and this bit is set, the device is in the lowest power deep sleep mode. Only a GPIO interrupt awakens the device from deep sleep mode.

For additional information, refer to the SLP_CFG2 register on page 248.

11.3.4 SLP CFG3 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,EDh	SLP_CFG3		DBL_TAPS	T2TAI	P [1:0]	T1TAF	P [1:0]	T0TAF	P [1:0]	RW: 0x7F

The Sleep Configuration Register (SLP_CFG3) holds the configuration of the wakeup sequence taps.

It is strongly recommended to not alter this register setting.

Bit 6: DBL_TAPS. When this bit is set, all the tap values (T0, T1, and T2) are doubled for the wakeup sequence.

Bits 5 and 4: T2TAP[1:0]. These bits control the duration of the T2-T4 sequence (see Figure 11-2 on page 73) by selecting a tap from the Wakeup Timer. Note The T2 delay is only valid for the wakeup sequence. It is not used for the buzz sequence.

'00' - 1 μs

'01' - 2 µs

'10' - 5 μs

'11' - 10 µs

Bits 3 and 2: T1TAP[1:0]. These bits control the duration of the T1-T2 sequence (see Figure 11-2 on page 73) by selecting a tap from the Wakeup Timer.

'00' - 3 μs

01' - 4 μs

'10' - 5 µs

'11' - 10 µs

Bits 1 and 0: TOTAP[1:0]. These bits control the duration of the T0-T1 sequence (see Figure 11-2 on page 73) by selecting a tap from the Wakeup Timer.

'00' - 10 µs

'01' - 14 μs

'10' - 20 µs

'11' - 30 µs

For additional information, refer to the SLP_CFG3 register on page 249.

11.3.5 Related Registers

- INT_MSK0 Register on page 50.
- OSC CR0 Register on page 111.
- ILO_TR Register on page 66.
- CPU_SCR0 Register on page 133.
- CPU SCR1 Register on page 132.



11.4 Timing Diagrams

11.4.1 Sleep Sequence

The SLEEP bit in the CPU_SCR0 register, is an input into the sleep logic circuit. This circuit is designed to sequence the device into and out of the hardware sleep state. The hardware sequence to put the device to sleep is shown in Figure 11-3 and is defined as follows.

- Firmware sets the SLEEP bit in the CPU_SCR0 register.
 The Bus Request (BRQ) signal to the CPU is immediately asserted: This is a request by the system to halt CPU operation at an instruction boundary.
- 2. The CPU issues a Bus Request Acknowledge (BRA) on the following *positive edge* of the CPU clock.
- The sleep logic waits for the following negative edge of the CPU clock and then asserts a system wide Power Down (PD) signal. In Figure 11-3, the CPU is halted and the system wide PD signal is asserted.

The system wide PD signal controls three major circuit blocks: the Flash memory module, the Internal Main Oscillator (6/12 MHz oscillator that is also called the IMO), and the bandgap voltage reference. These circuits transition into a zero power state.

The only operational circuits on the PSoC device in standby sleep mode are the ILO, the bandgap refresh circuit, and the supply voltage monitor circuit. In standby sleep mode the supply voltage monitor circuit is active only during the buzz

interval. To properly detect and recover from a VDD brown out condition, the configurable buzz rate must be frequent enough to capture the falling edge of VDD. If the falling edge of VDD is too sharp to be captured by the buzz rate, any of the following actions must be taken to ensure that the device properly responds to a brown out condition.

- Bring the device out of sleep before powering down. This can be accomplished in firmware, or by asserting XRES before powering down.
- Assure that VDD falls below 100mV before powering back up.
- Set the No Buzz bit in the OSC_CR0 register to keep the voltage monitoring circuit powered during sleep.
- Increase the buzz rate to assure that the falling edge of VDD will be captured. The rate is configured through the PSSDC bits in the SLP_CFG register.

In deep sleep mode the ILO, bandgap refresh circuit and supply voltage monitor circuit are all powered down. However, additional low-power voltage monitoring circuitry gets enabled when entering deep sleep. This additional low-power voltage monitoring circuitry allows VDD brown out conditions to be detected for edge rates slower than 1V/ms.




Figure 11-3. Sleep Sequence



11.4.2 Wakeup Sequence

After asleep, the only event that wakes the system is an interrupt. The Global Interrupt Enable of the CPU Flag register does not need to be set. Any unmasked interrupt wakes the system up. It is optional for the CPU to actually take the interrupt after the wakeup sequence.

The wakeup sequence is synchronized to the taps from the wakeup timer (running on IMO clock). This allows the Flash memory module enough time to power up before the CPU asserts the first read access. Another reason for the delay is to allow the IMO, bandgap, and LVD/POR circuits time to settle before actually being used in the system. As shown in Figure 11-2, the wakeup sequence is as follows.

- The wakeup interrupt occurs and the sequence is initiated at INT (shown in Figure 11-2 on page 73). The interrupt asynchronously enables the regulator, the bandgap circuit, LSO, POR, and the IMO. As the core power ramps, the IMO starts to oscillate and the remainder of the sequence is timed with configurable durations from the wakeup timer.
- 2. At T1, the bandgap is sampled and the Flash is enabled.
- 3. At T2, the Flash is put in power saving mode (idle).
- At T3, the POR/LVD comparators are sampled and the CPU restarts.

There is no difference in wakeup from deep sleep or buzzed sleep because in all cases, in order to achieve the power specification, the regulator, references and core blocks must be shut off.

11.4.3 Bandgap Refresh

During normal operation the bandgap circuit provides a voltage reference (VRef) to the system for use in the analog blocks, Flash, and *low voltage detect (LVD)* circuitry. Normally, the bandgap output is connected directly to the VRef signal. However, during sleep, the *bandgap reference* generator block and LVD circuits are completely powered down. The bandgap and LVD blocks are periodically reenabled during sleep to monitor for low voltage conditions. This is accomplished by periodically turning on the bandgap.

The rate at which the refresh occurs is related to the 32 kHz clock and controlled by the Power System Sleep Duty Cycle. Table 11-1 lists the available selections.

Table 11-1. Power System Sleep Duty Cycle Selections

PSSDC	Sleep Timer Counts	Period (Nominal)				
00b (default)	256	8 ms				
01b	1024	31.2 ms				
10b	64	2 ms				
11b	16	500 μs				
Note Valid when ALT_Buzz[1:0] of the SLP_CFG2 register is 00b.						




Figure 11-4. Buzz Sequence Timing

The buzz sequence after the Buzz signal comes. This is shown in Figure 11-4, "Buzz Sequence Timing," on page 78.




11.4.4 Watchdog Timer

On device boot up, the Watchdog Timer (WDT) is initially disabled. The PORS bit in the System Control register controls the enabling of the WDT. Upon boot, the PORS bit is initially set to '1', indicating that either a POR or XRES event occurred. The WDT is enabled by clearing the PORS bit. After this bit is cleared and the WDT enabled, it cannot be disabled. (The PORS bit cannot be set to '1' in firmware; only cleared.)

The only way to disable the watchdog function after it is enabled is through a subsequent POR or XRES. Even though the WDT is disabled during the first time through initialization code after a POR or XRES, write all code as if it is enabled (that is, periodically review the WDT). This is because in the initialization code after a WDR event, the watchdog timer is enabled so all code must be aware of this.

The watchdog timer is three counts of the sleep timer interrupt output. The watchdog interval is three times the selected sleep timer interval. The available selections for the watchdog interval are shown in Table 11-1. When the sleep timer interrupt is asserted, the watchdog timer increments. When the counter reaches three, a terminal count is asserted. This terminal count is registered by the 32 kHz clock. Therefore, the WDR (Watchdog Reset) signal goes high after the falling edge of the 32 kHz clock and held asserted for one cycle (30 μs nominal). The $\emph{flip-flop}$ that registers the WDT terminal count is not reset by the WDR signal when it is asserted, but is reset by all other resets. This timing is shown in Figure 11-5.

Figure 11-5. Watchdog Reset



After enabled, periodically clear the WDT in firmware. Do this with a write to the RES_WDT register. This write is data independent, so any write clears the watchdog timer. (Note that a write of 38h also clears the sleep timer.) If for any reason the firmware fails to clear the WDT within the selected interval, the circuit asserts WDR to the device. WDR is equivalent in effect to any other reset. All internal registers are set to their reset state. (See the table titled Reset Functionality on page 137.) An important aspect to remember about WDT resets is that RAM initialization can be disabled (IRAMDIS is in the CPU_SCR1 register). In this case, the SRAM contents are unaffected; so that when a WDR occurs, program variables are persistent through this reset.

In practical application, it is important to know that the watchdog timer interval can be anywhere between two and three times the sleep timer interval. The only way to guarantee that the WDT interval is a full three times that of the sleep interval is to clear the sleep timer (write 38h) when clearing the WDT register. However, this is not possible in applications that use the sleep timer as a realtime clock. In the case where firmware clears the WDT register without clearing the sleep timer, this occurs at any point in a given sleep timer interval. If it occurs just before the terminal count of a sleep timer interval, the resulting WDT interval is just over two times that of the sleep timer interval.

Section C: CapSense® System



The configurable CapSense[®] System section discusses the CapSense and analog components of the PSoC device and the registers associated with those components. This section encompasses the following chapters:

■ CapSense Module on page 82.


■ Comparators on page 99.

■ I/O Analog Multiplexer on page 97.

Top-Level CapSense Architecture

The figure below displays the top level architecture of the PSoC's CapSense system. Each component of the figure is discussed at length in this section.

PSoC CapSense System





CapSense Register Summary

The table below lists all the PSoC registers for the CapSense system in address order within their system resource configuration. The bits that are grayed out are reserved bits. If these bits are written, always write them with a value of '0'.

Summary Table of the CapSense Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
			С	APSENSE MO	DULE REGIST	Γ ERS (page 89)			
0,31h	IDAC0_CODE					IDAC07D[6:0]				RW:00
0,A0h	CS_CR0	csou	T[1:0]	CSD_ PRSCLK	CSD_CS_ CLK	CSD_ MODE	MOD	E[1:0]	EN	RW:00
0,A1h	CS_CR1	CHAIN	CLKS	EL[1:0]	RLOCLK	INV		INSEL[2:0]		RW:00
0,A2h	CS_CR2		IRANGE	IDACDIR	IDAC_EN	CIN_EN	PXD_EN	CIP_EN	RO_EN	RW:00
0,A3h	CS_CR3	SHIELD_IO_ EN[4]	REFMUX	REFMODE	REF_EN		SHIELD_I	O_EN[3:0]		RW:00
0,A4h	CS_CNTL				Data	n[7:0]				RO:00
0,A5h	CS_CNTH				Data	n[7:0]				RO:00
0,A6h	CS_STAT	INS	COLS	COHS	PPS	INM	COLM	COHM	PPM	#:00
0,A7h	CS_TIMER	IDAC7D_S W	Timer Count Value(6:0)					RW:00		
0,A8h	CS_SLEW								FS_EN	RW:00
0,A9h	PRS_CR	CS_CLK_OU T	CS_CLK_IN V	PRS_12BIT	PRS_EN	PRESCALE_ PRESCALE_CLK_DIV[2:0] BYP				RW: 00
0,FDh	IDAC1_CODE				IDAC1_C	C1_CODE[7:0]				RW:00
1,EFh	RO_TR			SHLD_DRV_ TRIM_LSB	SHIE	LD_OUT_PRO	G[4:2]	SHIELD_EN		RW: 07
1,FAh	IDAC_SHLD_D FT						SHIELD_DRI VE_CLK_IN VERT		SHLD_DRV_ TRIM_MSB	RW: 00
1,FCh	IDAC_BYPASS			PDIDAC_BY PASS			RW:0F			
			IO A	NALOG MULT	IPLEXER REG	ISTERS (page	98)			
0,61h	AMUX_CFG			PRX_ MODE				INTCA	AP[1:0]	RW:00
1,D8h	MUX_CR0				ENAB	LE[7:0]				RW:00
1,D9h	MUX_CR1				ENAB	LE[7:0]				RW:00
1,DAh	MUX_CR2				ENAB	LE[7:0]				RW:00
1,DBh	MUX_CR3	ENABLE[7:0]					RW:00			
1,DFh	MUX_CR4	ENABLE[3:0]						RW:0		
				COMPARATO	R REGISTER	S (page 101)				
0,78h	CMP_RDC			CMP1D	CMP0D			CMP1L	CMP0L	#:0
0,79h	CMP_MUX	INP1	[1:0]	INN1	I[1:0]	INP0[1:0]		INN0[1:0]		RW:00
0,7Ah	CMP_CR0				CMP1EN				CMP0EN	RW:0
0,7Bh	CMP_CR1	CINT1	CPIN1	CRST1	CDS1	CINT0	CPIN0	CRST0	CDS0	RW:00
0,7Ch	CMP_LUT		LUT	1[3:0]			LUT	0[3:0]		RW:00

- # Access is bit specific. Refer to the Register Reference chapter on page 164 for additional information.
 R Read register or bit(s).
 W Write register or bit(s).

12. CapSense Module




This chapter presents the CapSense Module and its associated registers. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

12.1 Architectural Description

12.1.1 Types of CapSense Approaches

A block diagram of the overall capacitive sensing architecture is shown in Figure 12-1. CS1 through CSN are the capacitors being measured. The various sensing approaches use different subsets of this hardware.

Figure 12-1. CapSense Module Block Diagram




12.1.1.1 Positive Charge Integration

In the positive charge integration method, charge on a sense capacitor is integrated onto a larger capacitor, starting from ground. The number of cycles required to reach a target voltage gives a measurement of the sensed capacitance. The hardware configuration for this approach is shown in Figure 12-2. The hardware supports the use of

either pin P0[1] or P0[3] for the external integration capacitor.


Figure 12-2. Positive Charge Integration Block Diagram






The circuit operates by alternately charging the sense capacitance to the internal voltage buffer level (first phase), then on the opposite phase of the clock (second phase), the analog global bus is connected to the integration capacitor while the voltage buffer is disconnected. (See Figure 12-3.) This builds up voltage on the integration capacitor, and eventually it trips the monitoring comparator. The comparator is configured to capture the number of counts of the internal oscillator during the charging interval, yielding a capacitance measurement of the sense pin.

Figure 12-3. Charging the CapSense and Connection






12.1.1.2 Successive Approximation

The successive approximation method provides a fast algorithm for capacitance measurement for applications such as detecting button presses. After a baseline is established, a set of capacitive sensors are very quickly scanned. High sensitivity can be achieved to enable scanning through a large dielectric. Figure 12-4 shows the hardware used in this method. The successive approximation method is used for proximity detection, fast button detection, and high resolution capacitance change measurement. The CapSense Successive Approximation (CSA) User Module in PSoC Designer™ uses this method.

In this method, an internal capacitor is connected to the analog global bus. This bus contains ripple at the clock frequency, which is filtered with a low pass filter leading into the comparator. In addition, the IDAC current is set to the desired value as explained later in this section.


Figure 12-4. Successive Approximation Block Diagram



The reference bus is connected to the analog global line to initialize it to the Vr voltage (see Figure 12-5). After that, the reference buffer is disconnected and not used. The sense capacitance pin is now alternately grounded (see Figure 12-6) and connected to the analog global (see Figure 12-7). With the IDAC's current driving onto this net, the global net alternately charges and discharges a small amount.



Figure 12-5. Initialization Phase for Successive Approximation



For typical capacitances, the IDAC current can be configured so that the average voltage on the analog global does not change. This can be done in firmware using a successive approximation to find the IDAC setting that causes the global net to remain relatively stable for the load capacitance. After this baseline is set, a small increase in sense capacitance causes the global net to slowly discharge, eventually crossing the comparator threshold. The configurable low pass filter is designed to filter the ripple on the global net, leaving the average voltage that indicates capacitance change. Firmware can read the comparator state after a pre-selected time to see if a large enough change has occurred to trip the comparator in that time. This approach is well suited to quickly detecting a capacitive button press. Alternately, capacitance can be accurately measured by going through the complete successive approximation procedure. The final IDAC setting gives a measurement of capacitance.

The delay between starting the pin switching and reading the comparator can be set by a firmware delay, or by using the 6-bit counter in the CapSense logic to generate an interrupt.

Figure 12-6. First Phase of Successive Approximation





Figure 12-7. Second Phase of Successive Approximation



12.1.1.3 Negative Charge Integration


The negative charge integration method operates by initializing an integration capacitor to a positive voltage, then disconnecting this driver. The integration capacitor voltage decays through connection with an external sense capacitor that is continuously switched between ground and the



integration capacitor. The number of cycles required to reduce the voltage on the integration capacitor to a target value gives a measure of the sense capacitance. See Figure 12-8.

The hardware supports the use of either pin P0[1] or P0[3] for the external integration capacitor.

Figure 12-8. Negative Charge Integration Block Diagram



The initialization phase for negative CI (charge integration) is the same as for successive approximation (Figure 12-5). Following that, a two-phase sequence discharges the integration capacitor, as illustrated in Figure 12-9 and Figure 12-10.

Figure 12-9. Negative Charge Integration First Phase: Grounding the Sense Capacitor





Figure 12-10. Negative Charge Integration Second Phase: Integrating Charge onto Integration Capacitor



12.1.1.4 Sigma Delta

The sigma delta capacitive sensing operates by holding an integration capacitor voltage near a target threshold, and charging the voltage up or down based on the present state of a comparator output. The sense capacitor is continuously switched between ground and the integration capacitor, which drives the integrated voltage down on each switching cycle. When the integration voltage is below the reference



threshold, a current from the internal IDAC is used to charge the capacitor above the threshold again. The CapSense Sigma Delta (CSD) User Module in PSoC Designer uses this method.

As the integration capacitor voltage moves back and forth across the comparator threshold, the comparator "high" outputs are counted in an interval to give a measure of the sense capacitor. The larger the sense capacitor, the more time the comparator is low, and so the count is less.

To reduce noise, the sense capacitor is driven with a pseudo-random sequence (PRS). An 8- or 12-bit sequence can be selected, and the PRS is clocked from a prescaler giving input rates of the main system clock or any divide-bytwo of this, down to SYSCLK/256. The counter accumulates counts for a selected interval, typically the cycle length of the PRS (511 or 1023 cycles of the PRS prescale clock).

When bit 0 (EN) and bit 3 (CSD_MODE) of the CS_CR0 register are set to '1', the CapSense counters are enabled to work in CSD mode. When both CMP0 (this input is double synchronized) and the "START" signal from Programmable Timer are '1', the counters increment. When this comparator output is low, the counters hold their count until the comparator goes high again. In this case:

- If the START output from the TIMER1 is still '1' counters start incrementing again.
- If the START is '0' (START can become zero before comparator becomes '1' again) - counters stop toggling.

To start a new count, the EN bit in the CS_CR0 register must be disabled and enabled again.

Following is a typical capacitance measurement algorithm:


- Select clock prescale (IMO divide by 1, 2, 4, ... 256).
- Configure the PRS (8 or 12 bits) and let it free-run.
- Connect external modulation capacitor (CMOD) to the analog global bus.
- Power up IDAC by setting the PDIDAC_BYPASS bit of IDAC_BYPASS register
- Initialize CMOD with the reference buffer, to VREF.
- Enable the IDAC / Comparator / CapSense Counter system, set the interval timer's count.
- Disconnect reference buffer from AMUX.
- Enable the sense capacitor, which now switches at the PRS rate.
- At this point, the analog global bus voltage moves back and forth around the VREF threshold.
- Enable the Interval Timer to start accumulating counts for the selected interval.

When the interval ends (for example, with an interrupt), the counter holds a count related to capacitance.

12.1.2 Shield support for CSD

PSoC support shield drive for CSD mode on five pins (P2[4], P2[2], P0[2], P0[0] and P1[2]) shield drivers operates by driving the CSD scan clock CSCLOCK on this pins. Each shield driver enable pin is capable of driving 100pF capacitance switching at 3MHz, higher load cap is supported at low frequency of operation. Implementation of Shield network is shown in Figure 12-11.

Figure 12-11. Implementation of Shield Network





Following is typical capacitance measurement algorithm for CSD mode with shield driver capability enabled.

- Select clock prescale (IMO divide by 1, 2, 4, ... 256).
- Configure the PRS (8 or 12 bits) and let it free-run.
- Power up IDAC by setting the PDIDAC_BYPASS bit of IDAC BYPASS register
- Connect external modulation capacitor (CMOD) to the analog global bus.
- Enable shield mode by setting the SHIELD_EN bit of 1,EFh register, Put Shield driver in resistive mode by setting any bit of SHIELD_OUT_PROG[4:2] in 1,EF register, or Put shield driver in current drive mode by setting either of bit SHLD_DRV_TRIM_LSB or SHLD_DRV_TRIM_MSB in register 1,EFh or 1,FA.
- Initialize CMOD with the reference buffer, to VREF.
- Enable the IDAC / Comparator / CapSense Counter system, set the interval timer's count.
- Disconnect reference buffer from AMUX.
- Enable the sense capacitor and shield pin (SHIELD_IO_EN[4:0] of 0,A3h), which now switches at the PRS rate.
- At this point, the analog global bus voltage moves back and forth around the VREF threshold. Sensor starts toggling between Analog global bus voltage level and ground, and shield pin start toggling between Shield Bus and ground.
- Enable the Interval Timer to start accumulating counts for the selected interval.
- When the interval ends (for example, with an interrupt), the counter holds a count related to capacitance.

12.1.3 IDAC

The internal current DAC provides a *bias current* for use with CapSense CSD mode. It can set to supply a sourcing current to any I/O pin through the analog global bus connection. The IDAC current is set by the 8-bit IDAC1_CODE register. In addition, the IRANGE bit in the CS_CR2 register provide additional prescaling range. For default 4X mode, IDAC has a typical gain of 1.2 μ A/bit. For 8X mode, it is 2.4 μ A/bit. IDAC also supports dual IDAC mode where the IDAC can be split into two 7 bit IDACs for supporting dual IDAC CSD mode. In this case 7 LSBs of the IDAC1_CODE register will set the current of one of the 7 bit IDAC. Additional register IDAC0_code (0,31h) sets the current for other IDAC.IDAC start up/settling time:

During the capsense operation, if the IDAC is disabled/ enabled between SCAN cycles, we will need to wait for 20 μ s before starting the next scan operation. In order to avoid this, the IDAC can be powered up all the time and output of the IDAC can be connected/disconnected as needed. Control bit PDIDAC_BYPASS (bit 5 of register 1,FC) can be

used to keep the IDAC powered up between scans by setting to 1.

12.1.4 CapSense Counter

The CapSense Counter block (see Figure 12-12) is optimized to implement both the charge integration algorithm. The hardware consists of two 8-bit up-counters with capture that can be optionally chained into a single 16-bit capture counter and an additional 6-bit counter.

In the charge integration algorithms, a single comparator channel is an input to the count-enable logic of a 16-bit capture counter. In this implementation, the counters are chained to create the higher resolution required. When disabled, the counter is reset; when the enable bit (EN bit in CS_CR0) is written to a '1', the counter operation starts and a subsequent comparator trip asserts the capture input. This algorithm can be operated continuously or in one shot mode. In one shot mode, the capture event causes the counters to freeze. The host processor then reads the current count. Select the block interrupt from either the input capture or the 16-bit overflow.

CapSense does not support RO mode and RO clock is always low in CY8C20xx7/S, and CY8C20055.

In PSoC RO mode is not supported. RO clock is always low. If this mode is enable 6-bit RO counter will never expire.







Figure 12-12. CapSense Counter Block Diagram

Note This input is zero as CY8C20xx7/S, CY8C20055 do not support Relaxation osc mode and RLO clock is hard tied to 0

The programmable timer is a 6-bit down counter with a terminal count output. This timer has one data register associated with it. The timer is started when the CapSense block is enabled. The enable signal is double synchronized to the timer's clock domain. When started, the timer always starts counting down from the value loaded into its data registers (CS_TIMER). This timer only has a one shot mode, in which the timer completes one full count cycle and stops. Disabling and reenabling the CapSense block restarts the timer.

Figure 12-13. RO Timer Block Diagram



The timer's clock is either the 0 (hard connect to 0) or the CapSense count clock, depending upon the value of the PXD_EN bit in the CS_CR2 register. See the CS_CR2 Register on page 90 for details.

12.1.4.1 Operation

When started, the timer loads the value contained in its data register and counts down to its terminal count of zero. The timer outputs an active high terminal count pulse for one clock cycle when it reaches the terminal count. The low time of the terminal count pulse is equal to the loaded decimal count value multiplied by the clock period. (TC $_{\rm pw}$ = COUNT VALUE $_{\rm decimal}$ * CLK $_{\rm period}$). The period of the terminal count output is the pulse width of the terminal count plus one clock period (TC $_{\rm period}$ = TC $_{\rm pw}$ + CLK $_{\rm period}$). Refer to the timing diagram in Figure 12-18 on page 96.



12.2 Register Definitions

The following registers are associated with the CapSense Module and are listed in address order. The register descriptions have an associated register table showing the bit structure for that register. The bits in the tables that are grayed out are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of '0'. For a complete table of CapSense Module registers, refer to the CapSense Register Summary on page 81.

12.2.1 CS_CR0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A0h	CS_CR0	csou	CSOUT[1:0]		CSD_CS_ CLK	CSD_ MODE	MOD	E[1:0]	EN	RW: 00

The CapSense Control Register 0 (CS_CR0) controls the operation of the CapSense counters. Do not write bits [7:1] while the block is enabled.

Bits 7 and 6: CSOUT[1:0]. These bits select between a number of CapSense signals that can be driven to an output pin. Refer to Figure 12-12 on page 88 and to the OUT_P1 register on page 237.

CSOUT[1:0]	Description
00	IN
01	CS_INT
10	COL
11	СОН

Bit 5: CSD_PRSCLK. This bit selects between IMO-P or the PRS output as a clock source to drive the main capacitor switch. '0' selects IMO-P. '1' selects PRS output.

Bit 4: CSD_CS_CLK. This bit selects between IMO or IMO-P for the CapSense counters to work. Depending on this bit selection, either IMO or IMO-P is sent as the source clock to the clock dividers, which generate CS_CLK as shown in Figure 12-12 on page 88. '0' selects IMO. '1' selects IMO-P.

Bit 3: CSD_MODE. This bit enables the CSD mode. When this bit is enabled, the TIMER1 block works on the IMO-P (pre-scaled IMO) clock. This is also an enable for CapSense counters to toggle.

'0' disables CSD mode. Programmable Timer1 works on either CPUCLK/CLK32, (depending on CLKSEL bit selection in the PT1_CFG (0, B3h) register). '1' enables CSD mode.

When this bit is set to '1', the Programmable Timer1 works on IMO-P.

Note: Once the CSD_MODE bit is enabled, the IMO-P clock is a free running divider clock that cannot be stopped and

re-started. The IMO-P and the CPU clock are both derived from the IMO clock but the phase relationship between them is nondeterministic.

Bits 2 and 1: MODE[1:0]. These bits specify the operating mode of the counter logic. The modes are shown in the following table.

	MODE[1:0]	Description
		Stop On Event
	00	In this mode, the block starts counting when the EN bit is set, and stops counting upon the selected interrupt event. This mode allows the user to read the counter results in firmware. Counting is restarted again by disabling and reenabling the block using the EN bit.
		Pulse Width
	01	In this mode, after the EN bit is set, the block waits for a positive edge upon the data input selection to start the counter, and then stops the counter upon the following negative edge of the data input. Polarity is adjusted with the INV bit (CS_CR1). Counting is restarted by disabling and re-enabling the block using the EN bit.
-1		Period
	10	In this mode, after the EN bit is set, the block waits for a positive edge upon the data input selection to start the counter, and then stops the counter upon the following positive edge of the data input. Polarity is adjusted with the INV bit (CS_CR1). Counting is restarted by disabling and reenabling the block using the EN bit.
	11	Continuous
		In this mode, the counter is used to generate a periodic interrupt. The period is set by the input clock selection in conjunction with using one 8-bit counter (period=100h) or the chained 16-bit counter (period = 10000h).

Bit 0: EN. When this bit is written to '1', the counters are enabled for counting. When this bit is written to '0', counting is stopped and all counter values are reset to zero. If the counting mode is stopped in conjunction with an event (see MODE[1:0]), the current count is held and read from the counter registers. Toggle the EN bit to '0' and then back to '1' to start a new count.

For additional information, refer to the CS_CR0 register on page 178.



12.2.2 CS CR1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A1h	CS_CR1	CHAIN	CLKSEL[1:0]			INV	INSEL[2:0]			RW:00

The CapSense Control Register 1 (CS_CR1) contains additional CapSense system control options. Never write to this register while the block is enabled.

Bit 7: CHAIN. When this bit is a '0', the two 8-bit counters operate independently. When this bit is a '1', the counters are chained to operate as a 16-bit counter.

Bits 6 and 5: CLKSEL[1:0]. These bits select the CapSense module frequency of operation according to the following table:

CLKSEL[1:0]	Frequency of Operation
00	IMO
01	IMO/2
10	IMO/4
11	IMO/8

Bit 3: INV. Input Invert. When this bit is a '0', the input polarity is unchanged. When this bit is a '1', the data input select is inverted.

Bits 2 to 0: INSEL[2:0]. Input Selection. These bits control the selection of input signals for event control according to the following table:

INSEL[1:0]	Selected Input				
000	Comparator 0				
001	-0				
010	Comparator 1				
011	RO Timer Terminal Count				
100	Internal Timer				
101	101 RO Timer IRQ				
110	110 Analog Global Mux Bus				
111	111 '0'				

For additional information, refer to the CS_CR1 register on page 179.

12.2.3 CS_CR2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A2h	CS_CR2		IRANGE		IDAC_EN	CIN_EN	PXD_EN	CIP_EN		RW:00

The CapSense Control Register 2 (CS_CR2) contains additional CapSense system control options.

Bits 6: IRANGE. This bit scale the IDAC current output.

0 - IDAC output scaled to 4x.

1 - IDAC output scaled to 8x.

Bit 4: IDAC_EN. This bit enables manual connection of the IDAC to the analog global bus.

Bit 3: CIN_EN. This bit enables the negative charge integration capacitor sense approach. This causes the selected sense pin to alternately connect to the analog global bus and ground, at the rate selected by the CLKSEL bits in the CS_CR1 register.

Bit 2: PXD_EN. This bit drives a clock to each I/O pin that is enabled for connection to the analog global bus. This clock alternately connects the pin to the bus, then connects the pin to ground. The clock rate is selected by the CLKSEL bits in the CS_CR1 register. In addition, the IDAC sources current to the bus. The programmable timer is clocked by this same clock.

Bit 1: CIP_EN. This bit enables the positive charge integration capacitor sense approach. This causes the reference buffer and the selected integration capacitor pin(s) to alternately connect to the analog global bus at the rate selected by the CLKSEL bits in the CS_CR1 register.

For additional information, refer to the CS_CR2 register on page 180.



12.2.4 CS CR3 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A3h	CS_CR3	SHIELD_IO _EN[4]	REFMUX	REFMODE	REF_EN		SHIELD_I	O_EN[3:0]		RW: 00

The CapSense Control Register 3 (CS_CR3) contains control bits primarily for the low pass filter and reference buffer.

Bit 7: SHIELD_IO_EN[4]. This bit control connection between the SHIELD bus and the P1[2] pin. This bit when set high shield bus is connected to P1[2] pin.

Bit 6: REFMUX. This bit selects between VREF and REFHI for the reference buffer input.

Bit 5: REFMODE. This bit is used for manual connection of the reference buffer to the analog global bus. If either the CI_EN or RO_EN bits are set high in the CS_CR2 register, this bit has no effect.

Bit 4: REF_EN. This bit enables the reference buffer to drive to the analog global bus.

Bits 3 and 0: SHIELD_IO_EN[3:0]. Each bit controls the connection between the SHIELD bus and port pin. Any number of pins may be connected at the same time.

For additional information, refer to the CS_CR3 register on page 181.

12.2.5 CS CNTL Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A4h	CS_CNTL				Data	[7:0]				RO:00

The CapSense Counter Low Byte Register (CS_CNTL) contains the current count for the low byte counter.

Bits 7 to 0: Data[7:0]. This value contains the current count for the counter low block. Stop this block to read a valid value.

For additional information, refer to the CS_CNTL register on page 182.

12.2.6 CS CNTH Register

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
- [0,A5h	CS_CNTH				Data	[7:0]				RO:00

The CapSense Counter High Byte Register (CS_CNTH) contains the current count value for the high byte counter.

For additional information, refer to the CS_CNTH register on page 183.

Bits 7 to 0: Data[7:0]. This value contains the current count for the counter high block. Stop this block to read a valid value.



12.2.7 CS STAT Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A6h	CS_STAT	INS	COLS	COHS	PPS	INM	COLM	COHM	PPM	#:00

LEGEND

The CapSense Status Register (CS_STAT) controls CapSense counter options.

Status Bits 7 to 4. The posted CapSense interrupts are the corresponding status bits in this register. Interrupt clearing is performed by clearing the associated status bit. Status can only be updated while the block is enabled and running. All status bits are cleared when the block is disabled.

Bit 7: INS. Input Status. Reading a '1' indicates a rising edge on the selected input was detected. Reading a '0' indicates that this event did not occur. This bit is cleared by writing a '0' to this bit position. Writing a '1' has no effect.

Bit 6: COLS. Counter Carry Out Low Status. Reading a '1' indicates an overflow occurred in the Counter Low block. Reading a '0' indicates that this event did not occur. This bit is cleared by writing a '0' to this bit position. Writing a '1' has no effect.

Bit 5: COHS. Counter Carry Out High Status. Reading a '1' indicates an overflow occurred in the Counter High block. Reading a '0' indicates that this event did not occur. This bit is cleared by writing a '0' to this bit position. Writing a '1' has no effect.

Bit 4: PPS. Pulse Width/Period Status. Reading a '1' indicates the completion of a pulse width or period measurement (as defined by the MODE[1:0] bits in CS_CR0). This bit is cleared by writing a '0' to this bit position. Writing a '1' has no effect.

Mask Bits 3 to 0. Never modify the interrupt mask bits while the block is enabled. If modification to bits 3 to 0 is necessary while the block is enabled, make certain that the status bits, bits 7 to 4, are not accidentally cleared. Do this by writing a '1' to all of the status bits when writing to the mask bits.

Bit 3: INM. Input Interrupt Mask. When this bit is a '1', a rising edge event on the input asserts the block interrupt. When this bit is a '0', this event is masked.

Bit 2: COLM. Counter Carry Out Low Mask. When this bit is a '1', a carry out from the counter low block asserts the block interrupt. When this bit is a '0', this event is masked.

Bit 1: COHM. Counter Carry Out High Mask. When this bit is a '1', a carry out from the counter high block asserts the block interrupt. When this bit is a '0', this event is masked.

Bit 0: PPM. Pulse Width/Period Mask. When this bit is a '1', the completion of a pulse width or period measurement asserts the block interrupt. When this bit is a '0', this event is masked.

For additional information, refer to the CS_STAT register on page 184.

12.2.8 CS_TIMER Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A7h	CS_TIMER	IDAC7D_S W			Time	er Count Value	[6:0]			RW:00

The CapSense Timer Register (CS_TIMER) sets the timer count value.

Bit 7: IDAC7D_SW.

0 - Single IDAC mode (Single 8-bit DAC mode)

1 - Dual IDAC mode (Two 7-bit DAC mode)

Bits 6 to 0: Timer Count Value[6:0]. The 6-bit value in this register sets the initial count value for the timer.

For additional information, refer to the CS_TIMER register on page 185.

[#] Access is bit specific.



12.2.9 CS_SLEW Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A8h	CS_SLEW								FS_EN	RW:00

The CapSense Slew Control Register (CS_SLEW) enables and controls a fast slewing mode for the relaxation oscillator.

For additional information, refer to the CS_SLEW register on page 186.

Bit 0: FS_EN. This bit enables the fast slewing interval on each edge of the relaxation oscillator.

12.2.10 PRS CR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,A9h	PRS_CR	CS_CLK_OUT	CS_CLK_INV	PRS_12BIT	PRS_EN	PRESCALE _BYP	PRESC	CALE_CLK_D	IV[2:0]	RW:00

Pseudo Random Sequence and Prescaler Control Register controls the prescaler and Pseudo Random Sequence generator output.

Bit 7: CS_CLK_OUT. This bit selects the CapSense clock (inversion or non-inversion depending on bit 6 setting) to be routed onto primary pin depending on the OUT_P1/OUT_P0 register selection.

Use a '1' to route prescaler output or PRS output (depending on the CSD_PRSCLK in CS_CR0 when in CSD mode) or route the clock based on CLKSEL bits in the CS_CR1 register in normal CapSense mode to primary pins P1[2]/P0[7] (depending on OUT_P1/OUT_P0 bit selections instead of the normal CSOUT[1:0] selections). See the OUT_P1/OUT_P0 registers for more details. Use a '0' to use CSOUT [1:0] selections as normal.

Bit 6: CS_CLK_INV. This bit allows you to selectively route either the CapSense clock or the inversion of the CapSense clock onto a pin. A '1' routes inverted CapSense clock to pin (see bit 7). A '0' routes non-inverted CapSense clock to pin (see bit 7).

Bit 5: PRS_12BIT. This bit allows selection between 8-bit PRS or 12-bit PRS output. With '0', the MSB of the 8-bit PRS is sent out. With '1', the MSB of the 12-bit PRS is sent out.

Bit 4: PRS_EN. This bit is used to enable or disable the PRS block. With '0', the PRS is disabled. The PRS block output is 0. With '1', the PRS is enabled and bit 5 decides whether the MSB of the 12-bit PRS is sent out or the MSB of the 8-bit PRS is sent out.

Bit 3: PRESCALE_BYP. This bit is used to bypass the prescaler and pass the input clock undivided onto the output. The output of the prescaler feeds the clock input to the PRS block. With '0', the divided clock is sent out of the prescaler depending on the setting of bit [2:0]. With '1', the incoming IMO clock is sent out of the prescaler without any division.

Bits 2 to 0: PRESCALE_CLK_DIV[2:0]. These bits allow the selection of one of eight frequencies of the incoming IMO clock to be fed as input to the PRS block.

PRESCALE_CLK_DIV[2:0]	Description
000	Divides the input IMO clock by 2
001	Divides the input IMO clock by 4
010	Divides the input IMO clock by 8
011	Divides the input IMO clock by 16
100	Divides the input IMO clock by 32
101	Divides the input IMO clock by 64
110	Divides the input IMO clock by 128
111	Divides the input IMO clock by 256

For additional information, refer to the PRS_CR register on page 187.



12.2.11 IDAC1_CODE Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,FDh	IDAC1_CODE				IDAC1_C	ODE[7:0]				RW:00

The Current DAC Data Register (IDAC_D) specifies the 8-bit multiplying factor that determines the output DAC current.

For additional information, refer to the IDAC1_CODE register on page 222.

Bits 7 to 0: IDAC1_CODE[7:0]. The 8-bit value in this register sets the current driven onto the analog global mux bus when the current DAC mode is enabled.

12.2.12 IDAC0 CODE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,31h	IDAC0_CO DE					IDAC07D[6:0]				RW: 00

This register is to set the IDAC0 code.

For additional information, refer to the IDAC0_CODE register on page 170.

Bits 6 to 0: IDAC07D[6:0]. IDAC0 code.

12.2.13 IDAC_SHLD_DFT Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,FAh	IDAC_SHLD_ DFT						SHIELD_D RIVE_CLK_ INVERT		SHLD_DRV _TRIM_MS B	RW: 0

Bit 2: SHIELD_DRIVE_CLK_INVERT. When this bit is set Shield driver clock will be inverted.**Bit 0:**

SHLD_DRV_TRIM_MSB. This bit along with SHLD_DRV_TRIM_LSB bit of 1,EF register controls the drive strength of shield driver

- 00 No load current on internal and external node of shield driver
- 01 30uA load current on internal node and 90uA load current on external node
- 10 50uA load current on internal node and 150uA load current on external node
- 11 70uA load current on internal node and 210uA load current on external node

Higher drive mode reduces the settling time with penalty of extra Idd. It is recommended to use "00" drive bits in resistor mode to drive 100pF load capacitor. If settling time need to be improved then other drive bits can be used. For additional information, refer to the IDAC_SHLD_DFT register on page 251.

12.2.14 IDAC_BYPASS Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,FCh	IDAC_BYPAS S			PDIDAC_B YPASS						RW : 0x0F

Bit5: PDIDAC_BYPASS. When this bit is set PDIDAC input is driven low. When this bit is low IDAC power down is controlled by IDAC_EN or PXD_EN.

For additional information, refer to the IDAC_BYPASS register on page 252.



12.2.15 RO_TR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,EFh	RO_TR			SHLD_DRV_ TRIM_LSB	SHIELD	_OUT_PROG	[4:2]	SHIELD_E N		RW: 07

This register is used for Shield driver enable and to program shield driver output level.

Bits 5: SHLD_DRV_TRIM_LSB. This bit along with SHLD_DRV_TRIM_MSB bit of 1,FA register controls the drive strength of shield driver.

Bits 4 to 2: SHIELD_OUT_PROG[4:2]. This bits are used to increase output of shield driver.

Bit 1: SHIELD_EN. This bit is to enable shield driver. When set high along with SHIELD_IO_EN[4:0] bits of 0,A3 register drives shield clock on corresponding pin.

For additional information, refer to the RO_TR register on page 250.

12.3 Timing Diagrams

Figure 12-14. Event Timing (Mode = 00)





Figure 12-15. Pulse Width Frequency Timing (Mode = 01/10)








Figure 12-17. High Byte Counter Timing (RO Clock Selected)





Figure 12-18. 6-Bit RO Timer Operation



13. I/O Analog Multiplexer




This chapter explains the device-wide I/O Analog Multiplexer for the CY8C20x67, CY8C20x47, CY8C20x37, and CY8C20055 PSoC devices and their associated registers. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

13.1 Architectural Description

The CY8C20x67, CY8C20x47, CY8C20x37, and CY8C20055 PSoC devices contain an enhanced analog multiplexer (mux) capability. This function allows many I/O pins to connect to a common internal analog global bus.


You are able to connect any number of pins simultaneously, and dedicated support circuitry allows selected pins to be alternately charged high or connected to the bus. The analog global bus can be connected as a comparator input. Figure 13-1 shows a block diagram of the I/O analog mux system.

Figure 13-1. I/O Analog Mux System



ber of pins can be enabled at the same time. At reset, all of these mux connections are open (disconnected).

Figure 13-2. I/O Pin Configuration



For each pin, the mux capability exists in parallel with the normal GPIO cell, shown in Figure 13-2. Normally, the associated GPIO pin is put into a high impedance state for these applications, although there are cases where the GPIO cell is configured by the user to briefly drive pin initialization states as described ahead.

Pins are individually connected to the internal bus by setting the corresponding bits in the MUX CRx registers. Any num-



13.2 Register Definitions

The following registers are only associated with the Analog Bus Mux in the CY8C20x67, CY8C20x47, CY8C20x37, and CY8C20055 PSoC devices and are listed in address order. Each register description has an associated register table showing the bit structure for that register. Register bits that are grayed out throughout this document are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of '0'.

13.2.1 MUX_CRx Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,D8h	MUX_CR0		ENABLE[7:0]							
1,D9h	MUX_CR1				ENAB	_E[7:0]				RW:00
1,DAh	MUX_CR2				ENAB	_E[7:0]				RW:00
1,DBh	MUX_CR3		ENABLE[7:0]							RW:00
1,DFh	MUX_CR4	ENABLE[3:0]								RW:0

The Analog Mux Port Bit Enable Registers (MUX_CR0, MUX_CR1, MUX_CR2, MUX_CR3, and MUX_CR4) control the connection between the analog mux bus and the corresponding pin.

Bits 7 to 0: ENABLE[7:0]. The bits in these registers enable connection of individual pins to the analog mux bus. Each I/O port has a corresponding MUX CRx register.

Setting a bit high connects the corresponding pin to the analog bus.

For additional information, refer to the MUX_CRx register on page 235.

14. Comparators



This chapter explains the Comparators for the CY8C20x67, CY8C20x47, CY8C20x37, and CY8C20055 PSoC devices and their associated registers. For a complete table of the comparator registers, refer to the CapSense Register Summary on page 81. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

14.1 Architectural Description

The CY8C20x67, CY8C20x47, CY8C20x37, and CY8C20055 PSoC devices contain two comparators designed to support capacitive sensing or other general purpose uses. Figure 14-1 shows a block diagram of the comparator system.




Figure 14-1. Comparators Block Diagram



The comparator digital interface performs logic processing on one or more comparator signals, provides a latching capability, and routes the result to other chip subsystems. The comparator signal is routed through a lookup table (LUT) function. The other input to the LUT is the neighboring comparator output. The LUT implements 1 of 16 functions on the two inputs, as selected by the CMP_LUT register. The LUT output also feeds the set input upon a reset/set (RS) latch. The latch is cleared by writing a '0' to the appropriate bit in the CMP_RDC register or by a rising edge from the other comparator LUT.

The primary output for each comparator is the LUT output or its latched version. These are routed to the CapSense logic and to the interrupt controller. The comparator LUT output state and latched state are directly read by the CPU through the CMP_RDC register. A selection of comparator state may also be driven to an output pin.

When disabled, the comparators consume no power. Two active modes provide a full rail-to-rail input range or a somewhat lower power option with limited input range.



14.2 Register Definitions

The following registers are only associated with the Comparators in the PSoC devices and are listed in address order. For a complete table of the comparator registers, refer to the CapSense Register Summary on page 81. Each register description has an associated register table showing the bit structure for that register. Register bits that are grayed out throughout this document are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of '0'.

14.2.1 CMP RDC Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,78h	CMP_RDC			CMP1D	CMP0D			CMP1L	CMP0L	#:00

LEGEND

The Comparator Read/Clear Register (CMP_RDC) reads the state of the comparator data signal and the latched state of the comparator.

Bit 5: CMP1D. Comparator 1 Data State. This is a read only bit and returns the dynamically changing state of the comparator.

Bit 4: CMP0D. Comparator 0 Data State. This bit is a readonly bit and returns the dynamically changing state of the comparator. **Bit 1: CMP1L.** Comparator 1 Latched State. This bit is set and held high whenever the comparator 1 LUT goes high since the last time this register was read. Refer to the CRST1 bit in the CMP_CR1 register for information on how the latch is cleared.

Bit 0: CMP0L. Comparator 0 Latched State. This bit is set and held high whenever the comparator 0 LUT goes high since the last time this register was read. Refer to the CRST0 bit in the CMP_CR1 register for information on how the latch is cleared.

For additional information, refer to the CMP_RDC register on page 172.

14.2.2 CMP MUX Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,79h	CMP_MUX	INP1	[1:0]	INN1	[1:0]	INP0[1:0]		INN0[1:0]		RW:00

The Comparator Multiplexer Register (CMP_MUX) contains control bits for input selection of comparators 0 and 1.

Bits 7 and 6: INP1[1:0]. These bits select the positive input.

Bits 5 and 4: INN1[1:0]. These bits select the negative input.

Bits 3 and 2: INP0[1:0]. These bits select the positive input data source for comparator 0.

Bits 1 and 0: INN0[1:0]. These bits select the negative input data source for comparator 0.

For additional information, refer to the CMP_MUX register on page 173.

[#] Access is bit specific.



14.2.3 CMP_CR0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,7Ah	CMP_CR0				CMP1EN				CMP0EN	RW:00

The Comparator Control Register 0 (CMP_CR0) enables and configures the input range of the comparators.

Bit 4: CMP1EN. This bit enables comparator 1.

Bit 0: CMP0EN. This bit enables comparator 0.

For additional information, refer to the CMP_CR0 register on page 174.

14.2.4 CMP_CR1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,7Bh	CMP_CR1	CINT1	CPIN1	CRST1	CDS1	CINT0	CPIN0	CRST0	CDS0	RW:00

The Comparator Control Register 1 (CMP_CR1) configures the comparator output options.

Bit 7: CINT1. This bit connects the comparator 1 output to the analog output.

Bit 6: CPIN1. This bit selects whether the comparator 1 LUT output or the latched output is routed to a GPIO pin.

Bit 5: CRST1. This bit selects whether the comparator 1 latch is reset upon a register write or by a rising edge from the comparator 0 LUT output.

Bit 4: CDS1. This bit selects between the comparator 1 LUT and the latched output for the main comparator output that drives to the capacitive sense and interrupt logic.

Bit 3: CINTO. This bit connects the comparator 0 output to the analog output.

Bit 2: CPIN0. This bit selects whether the comparator 0 LUT output or the latched output is routed to a GPIO pin.

Bit 1: CRST0. This bit selects whether the comparator 0 latch is reset upon a register write or by a rising edge from the comparator 1 LUT output.

Bit 0: CDS0. This bit selects between the comparator 0 LUT and the latched output for the main comparator output that drives to the capacitive sense and interrupt logic.

For additional information, refer to the CMP_CR1 register on page 175.



14.2.5 CMP_LUT Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,7Ch	CMP_LUT		LUT'	1[3:0]			LUT	0[3:0]		RW:00

The Comparator LUT Control Register (CMP_LUT) selects the logic function.

Bits 7 to 4: LUT1[3:0]. These bits control the selection of the LUT 1 logic functions that may be selected for the comparator channel 1.

Bits 3 to 0: LUT0[3:0]. These bits control the selection of LUT 0 logic functions that may be selected for the comparator channel 0. The selections are shown in the following table:

LUTx[3:0]	0h: 0000: FALSE 1h: 0001: A .AND. B 2h: 0010: A .AND. B 3h: 0011: A 4h: 0100: Ā .AND. B 5h: 0101: B 6h: 0110: A .XOR. B 7h: 0111: A .OR. B 8h: 1000: A .NOR. B 9h: 1001: Ā .XNOR. B Ah: 1010: B Bh: 1011: A .OR. B Ch: 1100: Ā Dh: 1101: Ā .OR. B Eh: 1111: TRUE

For additional information, refer to the CMP_LUT register on page 177.

Section D: System Resources



The System Resources section discusses the system resources that are available for the PSoC devices and the registers associated with those resources. This section encompasses the following chapters:


- Digital Clocks on page 107.
- I²C Slave on page 113.
- System Resets on page 130.

- POR and LVD on page 138.
- SPI on page 141.
- Programmable Timer on page 156.

Top-Level System Resources Architecture

The figure below displays the top-level architecture of the PSoC system resources. Each component of the figure is discussed at length in the chapters that follow.

PSoC System Resources





System Resources Register Summary

The table below lists all the PSoC registers for the system resources, in address order, within their system resource configuration. The bits that are grayed out are reserved bits. If you write these bits, always write them with a value of '0'.

Summary Table of the System Resource Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access	
	•	1	D	IGITAL CLOCK RE	GISTERS (pag	je 110)		•			
1,BDh	OUT P0									RW: 0	
1,D1h	OUT_P0	P0P7D	P0P7EN	P0P4D	P0P4EN					RW:00	
1,DDh	OUT_P1	P16D	P16EN	P14D	P14EN	P12D	P12EN	P10D	P10EN	RW:00	
1,E0h	OSC_CR0	X32ON	Disable Buzz	No Buzz	Sleep	Sleep[1:0]			CPU Speed[2:0]		
1,E2h	OSC_CR2				CLK48MEN		EXT- CLKEN	RSVD		RW:0	
				I2C SLAVE REGIS	STERS (page 1	118)					
0,C8h	I2C_XCFG	CSR_CLK_E N		FORCE_NACK_M ODE	FORCE_NA CK	No BC Int		Buffer Mode	HW Addr EN	RW : 80	
0,C9h	I2C_XSTAT	EZ_SLAVE_ BUSY	EZ_I2C_WR _STATUS	EZ_I2C_RD_STAT US			READY_T O_NACK	Dir	Slave Busy	R: 0	
0,CAh	I2C_ADDR				Slave A	ddress[6:0]				RW:00	
0,CBh	I2C_BP_EZ_CF G	EZ_RD_IE	EZ_WR_IE	CLK_STRETCH_ EN		I2C B	ase Pointer	[4:0]		R:00	
0,CCh	I2C_CP					I2C Cu	rrent Pointe	er[4:0]		R:00	
0,CDh	CPU_BP					CPU E	Base Pointe	r[4:0]		RW: 00	
0,CEh	CPU_CP					CPU C	urrent Point	er[4:0]		R:00	
0,CFh	I2C_BUF				Data Buffer[7:					RW:00	
0,D6h	I2C_CFG		PSelect	BUS_ERROR_IE	Stop IE	Clock Ra	ate[1:0]		Enable	RW:00	
0,D7h	I2C_SCR	Bus Error		Stop Status	ACK	Address	Transmit	LRB	Byte Complete	#:00	
0,D8h	I2C_DR				Data[7:0]					RW:00	
			S	YSTEM RESET RE	GISTERS (pag	je 132)					
x,FEh	CPU_SCR1	IRESS			SLIM	O[1:0]			IRAMDIS	#:0	
x,FFh	CPU_SCR0	GIES		WDRS	PORS	Sleep			STOP	# : XX	
				POR REGISTE	RS (page 138))					
1,E3h	VLT_CR			PORLEV	[1:0]	LVDTBEN		VM[2:0]		RW:00	
1,E4h	VLT_CMP				NoV	Vrite	POR_EXT	LVD		R:#	
				SPI REGISTE	RS (page 143)						
0,29h	SPI_TXR				Data[7:0]					W : 00	
0,2Ah	SPI_RXR				Data[7:0]					R:00	
0,2Bh	SPI_CR	LSb First	Overrun	SPI Complete	TX Reg Empty	RX Reg Full	Clock Phase	Clock Polarity	Enable	#:00	
1,29h	SPI_CFG		Clock Sel [2	2:0]	Bypass	SS_	SS_EN_	Int Sel	Slave	RW:00	
			PROG	RAMMABLE TIMER	R REGISTERS	(page 158)					
0,B0h	PT0_CFG						CLKSEL	One Shot	START	RW:0	
0,B1h	PT0_DATA1				DATA[7:0]					RW:00	
0,B2h	PT0_DATA0				DATA[7:0]					RW:00	
0,B3h	PT1_CFG						CLKSEL	One Shot	START	RW:0	
0,B4h	PT1_DATA1				DATA[7:0]					RW:00	
0,B5h	PT1_DATA0				DATA[7:0]					RW:00	
0,B6h	PT2_CFG						CLKSEL	One Shot	START	RW:0	
0,B7h	PT2_DATA1				DATA[7:0]					RW:00	
0,B8h	PT2_DATA0				DATA[7:0]					RW:00	
0,31h	IDAC0_CODE				IDAC		RW:00				



Summary Table of the System Resource Registers (continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,30h	MISC_CR1									RW:0

LEGEND

- # Access is bit specific. Refer to the Register Reference chapter on page 164 for additional information.

 R Read register or bit(s).

 W Write register or bit(s).

15. Digital Clocks



This chapter discusses the Digital Clocks and their associated registers. It serves as an overview of the clocking options available in the PSoC devices. For detailed information on specific oscillators, see the individual oscillator chapters in the section called PSoC Core on page 24. For a complete table of the digital clock registers, refer to the System Resources Register Summary on page 105. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

15.1 Architectural Description

The PSoC M8C core has a large number of clock sources that increase the flexibility of the PSoC device, as listed in Table 15-1 and illustrated in Figure 15-1.

Table 15-1. System Clocking Signals and Definitions

Signal	Definition
SYSCLK	Either the direct output of the Internal Main Oscillator or the direct input of the EXTCLK pin while in external clocking mode.
CPUCLK	SYSCLK is divided down to one of eight possible frequencies to create CPUCLK, which determines the speed of the M8C. See the OSC_CR0 Register in the Register Definitions section of this chapter.
CLK32K	The Internal Low Speed Oscillators output. See the OSC_CR0 Register in the Register Definitions section of this chapter.
CLKIM0	The internally generated clock from the IMO. By default, this clock drives SYSCLK; however, an external clock may be used by enabling EXTCLK mode. The IMO can be set to various frequencies; the default is 12 MHz.
SLEEP	One of four sleep intervals may be selected from 1.95 ms to 1 second. See the OSC_CR0 Register in the Register Definitions section of this chapter.

15.1.1 Internal Main Oscillator

The Internal Main Oscillator (IMO) is the foundation upon which almost all other clock sources in the PSoC device are based. The default mode of the IMO creates a 12 MHz reference clock that is used by many other circuits in the device. The PSoC device has an option to replace the IMO with an externally supplied clock that becomes the base for all of the clocks the IMO normally serves. The internal base clock net is called SYSCLK and is driven by either the IMO or an external clock (EXTCLK).

Whether the external clock or the internal main oscillator is selected, all device functions are clocked from a derivative of SYSCLK or are resynchronized to SYSCLK. All external asynchronous signals and the internal low speed oscillator are resynchronized to SYSCLK for use in the digital blocks.

The IMO frequency can be adjusted to other frequencies besides 12 MHz. See the Architectural Description on page 62, in the Internal Main Oscillator chapter, for more information.

The IMO is discussed in detail in the chapter Internal Main Oscillator (IMO) on page 62.


15.1.2 Internal Low Speed Oscillator

The Internal Low Speed Oscillator (ILO) is available as a general clock, but is also the clock source for the sleep and watchdog timers. The ILO can be disabled in deep sleep mode, or in other sleep modes when the External Crystal Oscillator (ECO) is enabled.

The ILO is discussed in detail in the chapter Internal Low Speed Oscillator (ILO) on page 65.



Figure 15-1. Overview of PSoC Clock Sources



15.1.3 External Clock

In addition to the IMO clock source, an externally supplied clock may be selected as the device master clock (see Figure 15-1).

Pin P1[4] is the input pin for the external clock. If P1[4] is selected as the external clock source, the drive mode of the pin must be set to High Z (not High Z Analog).

An external clock with a frequency between 1 MHz and 24 MHz can be supplied. The reset state of the EXTCLKEN bit is '0'. With this setting the device always boots up under the control of the IMO. The system cannot be started from a reset with the external clock.

When the EXTCLKEN bit is set, the external clock becomes the source for the internal clock tree, SYSCLK, which drives most PSoC device clocking functions. All external and internal signals, including the ILO or ECO low frequency clock, are synchronized to this clock source. Note that there is no glitch protection in the device for an external clock. User

should ensure that the external clock is glitch free. See device datasheet for the clock specifications.

15.1.3.1 Switch Operation

Switching between the IMO and the external clock is done in firmware at any time and is transparent to the user.

Switch timing depends upon whether the CPU clock divider is set for divide by 1, or divide by 2 or greater. In the case where the CPU clock divider is set for divide by 2 or greater, as shown in Figure 15-2, the setting of the EXTCLKEN bit occurs shortly after the rising edge of SYSCLK. The SYSCLK output is then disabled after the next falling edge of SYSCLK, but before the next rising edge. This ensures a glitch free transition and provides a full cycle of setup time from SYSCLK to output disable. After the current clock selection is disabled, the enable of the newly selected clock is double synchronized to that clock. After synchronization, on the subsequent negative edge, SYSCLK is enabled to output the newly selected clock.

In the 12 MHz case, as shown in Figure 15-3, the assertion of IOW_ and thus the setting of the EXTCLKEN bit occurs on the falling edge of SYSCLK. Since SYSCLK is already low, the output is immediately disabled. Therefore, the setup time from SYSCLK to disable is one-half SYSCLK.



Figure 15-2. Switch from IMO to the External Clock with a CPU Clock Divider of Two or Greater





Figure 15-3. Switch from IMO to External Clock with the CPU Running with a CPU Clock Divider of One





15.2 Register Definitions

The following registers are associated with the Digital Clocks and are listed in address order. Each register description has an associated register table showing the bit structure for that register. The bits in the tables that are grayed out throughout this manual are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of '0'. For a complete table of digital clock registers, refer to the "System Resources Register Summary" on page 105.

15.2.1 MISC CR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,BDh	OUT_P0									RW:0

For additional information, refer to the OUT_P0 register on page 232.

15.2.2 OUT P0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,D1h	OUT_P0	P0P7D	P0P7EN	P0P4D	P0P4EN					RW:00

This register enables specific internal signals to be output to Port 0 pins. The GPIO drive modes must be specified to support the desired output mode (registers PRT0DM1 and PRT0DM0). If a pin is enabled for output by a bit in this register, the corresponding signal has priority over any other internal function that may be configured to output to that pin.

Bit 7: P0P7D. '0' selects main system clock (SYSCLK). '1' selects CapSense signal depending on PRS_CR and CS CR0 register settings.

Bit 6: P0P7EN. This bit enables pin P0[7] for output of the signal selected by P0P7D. '0 'is no internal signal output to P0[7]. '1' outputs the signal selected by P0P7D onto P0[7].

Bit 5: P0P4D. '0' selects Timer Output (TIMEROUT). '1' selects CLK32.

Note: During sleep mode these outputs will not be passed through to P0[4].

Bit 4: P0P4EN. This bit enables pin P0[4] for output of the signal selected by P0P4D. '0' is no internal signal output to P0[4]. '1' outputs the signal selected by P0P4D onto P0[4].

15.2.3 OUT P1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,DDh	OUT_P1	P16D	P16EN	P14D	P14EN	P12D	P12EN	P10D	P10EN	RW:00

The Output Override to Port 1 Register (OUT_P1) enables specific internal signals to output to Port 1 pins. If any other function, such as I2C, is enabled for output on these pins, that function has higher priority than the OUT_P1 signals.

Bit 7: P16D. Bit selects the data output to P1[6] when P16EN is high. In CY8C20x67 Timer Output and CLK32 are available on P0[4] as well, but outputs on P0[4] will not be passed through during sleep modes. Please refer to the OUT_P0 register for more details.

- 0 Select Timer output (TIMEROUT)
- 1 Select CLK32

Bit 6: P16EN. This bit enables pin P1[6] for signal output selected by the P16D bit.

- 0 No internal signal output to P1[6]
- 1 Output the signal selected by P16D to P1[6]

Bit 5: P14D. This bit selects the data output to P1[4] when P14EN is high and 14DB is low.

Bit 4: P14EN. This bit enables pin P1[4] for output of the signal selected by the P14D bit.

Bit 3: P12D. This bit selects data output to P1[2] when P12EN is high. CapSense signals are available on P0[7] as well. Please refer OUT_P0 register for more details.

Bit 2: P12EN. This bit enables pin P1[2] for output of the signal selected by the P12D bit.



Bit 1: P10D. This bit selects data output to P1[0] when P10EN is high.

Bit 0: P10EN. Bit enables pin P1[0] for output of the signal selected by the P10D bit.

0 - No internal signal output to P1[0]

1 - Output the signal selected by P10D to P1[0]

For additional information, refer to the OUT_P1 register on page 237.

15.2.4 OSC CR0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,E0h	OSC_CR0	X32ON	Disable Buzz	No Buzz	Sleep	o[1:0]	(CPU Speed[2:0)]	RW: 01

The Oscillator Control Register 0 (OSC_CR0) configures various features of internal clock sources and clock nets.

Bit 7: X32ON. This bit enables the 32 kHz external crystal oscillator (ECO) when set high. See the Application Overview on page 68 for the proper sequence to enable the ECO.

Bit 6: Disable Buzz. Setting this bit high causes the bandgap and POR/LVD systems to remain powered off continuously during sleep. In this case, there is no periodic "buzz" (brief wakeup) of these functions during sleep. This bit has no effect when the No Buzz bit is set high.

Bit 5: No Buzz. Normally, when the SLEEP bit is set in the CPU_SCR register, all PSoC device systems are powered down, including the bandgap reference. However, to facilitate the detection of POR and LVD events at a rate higher than the sleep interval, the bandgap circuit is powered up periodically (for about 60 μ s) at the Sleep System Duty Cycle, which is independent of the sleep interval and typically higher. When the No Buzz bit is set, the Sleep System Duty Cycle value is overwritten and the bandgap circuit is forced to be on during sleep. This results in faster response to an LVD or POR event (continuous detection as opposed to periodic), at the expense of higher average sleep current.

Bits 4 and 3: Sleep[1:0]. The available sleep interval selections are shown in the table below. Sleep intervals are approximate based upon the accuracy of the internal low speed oscillator.

Sleep Interval OSC_CR[4:3]	Sleep Timer Clocks	Sleep Period (32-kHz ILO)	Sleep Period (1-kHz ILO)	Watchdog Period (Nominal)
00b (Default)	64	1.95 ms	64 ms	6 ms
01b	512	15.6 ms	512 ms	47 ms
10b	4096	125 ms	4 s	375 ms
11b	32,768	1 s	32 s	3 s

Bits 2 to 0: CPU Speed[2:0]. The PSoC M8C operates over a range of CPU clock speeds, allowing you to tailor the

M8C's performance and power requirements to the application.

The reset value for the CPU speed bits is 010b. Therefore, the default CPU speed is one-half of the clock source. The internal main oscillator is the default clock source for the CPU speed circuit; therefore, the default CPU speed is 6.0 MHz. See External Clock on page 108 for more information on the supported frequencies for externally supplied clocks.

The CPU frequency is changed with a write to the OSC_CR0 register. There are eight frequencies generated from a power-of-two divide circuit that is selected by a 3-bit code. At any given time, the CPU 8-to-1 clock mux is selecting one of the available frequencies, which is resynchronized to the 24 MHz master clock at the output. The IMO frequency is also selectable, as discussed in the IMO chapter in the Architectural Description on page 62. This offers an option to lower both system and CPU clock speed to save power. The selections are shown in the table below (reset state is 010b).

Bits	6 MHz Internal Main Oscillator	12 MHz Internal Main Oscillator	24 MHz Internal Main Oscillator	External Clock
000b	750 kHz	1.5 MHz	3 MHz	EXTCLK/8
001b	1.5 MHz	3.0 MHz	6 MHz	EXTCLK/4
010b	3 MHz	6.0 MHz	12 MHz	EXTCLK/2
011b	6 MHz	12.0 MHz	24 MHz	EXTCLK/ 1
100b	375 kHz	750 Hz	1.5 MHz	EXTCLK/ 16
101b	187.5 kHz	375 kHz	750 kHz	EXTCLK/ 32
110b	46.8 kHz	93.7 kHz	187.5 kHz	EXTCLK/ 128
111b	23.4 kHz	46.8 kHz	93.7 kHz	EXTCLK/ 256

An automatic protection mechanism is available for systems that need to run at peak CPU clock speed but cannot guarantee a high enough supply voltage for that clock speed. See the LVDTBEN bit in the VLT_CMP Register on page 140 for more information.

For additional information, refer to the OSC_CR0 register on page 240.



15.2.5 OSC_CR2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,E2h	OSC_CR2				CLK48MEN		EXTCLKEN	RSVD		RW:00

The Oscillator Control Register 2 (OSC_CR2) configures various features of internal clock sources and clock nets.

Bit 4: CLK48MEN

This is the 48 MHz clock enable bit.

'0' disables the bit and '1' enables the bit. This register setting applies only when the device is **not** in OCD mode. When in OCD mode, the 48 MHz clock is always active.

Bit 2: EXTCLKEN.

When the EXTCLKEN bit is set, the external clock becomes the source for the internal clock tree, SYSCLK, which drives

most device clocking functions. All external and internal signals, including the low speed oscillator, are synchronized to this clock source. The external clock input operates from the clock supplied at P1[4] or P1[1] based on the TSYNC bit in CPU_SCR1. When using this input, the pin drive mode must be set to High Z (not High Z Analog), such as drive mode 11b with the PRT1DR bit 4 set high.

Bit 1: RSVD

This is a reserved bit. It should always be 0.

For additional information, refer to the OSC_CR2 register on page 242.

16. I²C Slave



This chapter explains the I²C Slave block and its associated registers. The I²C communications block is a serial processor designed to implement a complete I²C slave. For a complete table of the I²C registers, refer to the Summary Table of the System Resource Registers on page 105. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

16.1 Architectural Description

The I²C slave enhanced communications block is a serial-to-parallel processor, designed to interface the PSoC device to a two-wire I²C serial communications bus. To eliminate the need for excessive CPU intervention and overhead, the block provides I²C-specific support for status detection and generation of framing bits. By default, the I²C Slave Enhanced module is firmware compatible with the previous generation of I²C slave functionality. However, this module provides new features that are configurable to implement significant flexibility for both internal and external interfacing.

I2C Plus Slave **I2C Core Buffer Module** CPU Port System SDA IN-**I2C Basic** I2C BUF Configuration To/From I2C **GPIO** SDA OUT ◀ I2C Byte R Pins RAM I2C_R SCL OUT ◀ HW Addr Cmp I2C EN ◀ I2C_ ADD **Buffer Ctl** I2C BP **SYSCLK** I2C CP Plus Features **STANDBY** MCU BP I2C_XCFG MCU_CP I2C_XSTAT

Figure 16-1. I²C Block Diagram

Basic I²C features include:

- Slave, transmitter, and receiver operation
- Byte processing for low CPU overhead
- Interrupt or polling CPU interface
- Support for clock rates of up to 400 kHz
- 7-bit addressing

Enhanced features of the I^2C Slave Enhanced module include:

- Support for 7-bit hardware address compare
- Flexible data buffering schemes
- A "no bus stalling" operating mode
- A low power bus monitoring mode



The I²C block controls the data (SDA) and the clock (SCL) to the external I²C interface through direct connections to two dedicated GPIO pins. When I²C is enabled, these GPIO pins are not available for general purpose use. The PSoC CPU firmware interacts with the block through I/O register reads and writes, and firmware synchronization is implemented through polling and/or interrupts.

In the default operating mode, which is firmware compatible with previous versions of I²C slave modules, the I²C bus is stalled upon every received address or byte, and the CPU is required to read the data or supply data as required before the I²C bus continues. However, this I²C Slave Enhanced module provides new data buffering capability as an enhanced feature. In the EZI2C buffering mode, the I²C slave interface appears as a 32-byte RAM buffer to the external I²C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave never stalls the bus.


In this protocol, the data available in the RAM (this is managed by the CPU) is valid.

16.1.1 Basic I²C Data Transfer

Figure 16-2 shows the basic form of data transfers on the I²C bus with a 7-bit address format. For a more detailed description, see the Philips Semiconductors (now NXP Semiconductors) I²C-Bus Specification, version 2.1.

A Start condition (generated by the master) is followed by a data byte, consisting of a 7-bit slave address and a read/write (RW) bit. The RW bit sets the direction of data transfer. The addressed slave is required to acknowledge (ACK) the bus by pulling the data line low during the ninth bit time. If the ACK is received, the transfer proceeds and the master transmits or receives an indeterminate number of bytes, depending upon the RW direction. If, for any reason, the slave does not respond with an ACK, a Stop condition is generated by the master to terminate the transfer or a Restart condition is generated for a retry attempt.

Figure 16-2. Basic I²C Data Transfer with 7-Bit Address Format





16.2 Application Overview

There are two modes of slave operation, which are differentiated by how the I^2C block synchronizes CPU interaction, how and when stalling of the I^2C bus is done, and data buffered.


16.2.1 Slave Operation

When Slave mode is enabled, it is continually listening on the bus for a Start condition. When detected, the transmitted address/RW byte is received and read from the I²C block by firmware. At the point where eight bits of the address/RW byte are received, a byte complete interrupt is generated. On the following low of the clock, the bus is stalled by hold-

ing the SCL line low until the PSoC device has had a chance to read the address byte and compare it to its own address. It Issues an ACK or NACK command based upon that comparison.

If there is an address match, the RW bit determines how the PSoC device sequences the data transfer in Slave mode, as shown in the two branches of Figure 16-3. I²C handshaking methodology (slave holds the SCL line low to "stall" the bus) is used, as necessary, to give the PSoC device time to respond to the events and conditions on the bus. Figure 16-3 is a graphical representation of a typical data transfer from the slave perspective.

Figure 16-3. Slave Operation



Notes

- For data transmission, only transmit bit should be used. Only transmit bit should be set after DR register is loaded.
- During Address phase, CPU has to set ACK bit and TRANSMIT bit after loading the data into the DR register for a HOST read transaction.

16.2.2 EZI2C Mode

When EZI2C mode is configured with the Buffer Mode bit of the I2C_XCFG register, both the master and slave must use a predefined communication protocol. In this protocol, the I²C slave operates as a RAM buffer interface, in which the external master controls the read and write addresses to the

32-byte RAM buffer. The external master reads and writes to the RAM buffer are independent of the CPU reads and writes to the RAM buffer, so conceptually, it appears as a dual port RAM buffer.

With a write transaction, the I2C_CP is incremented by I2C block after the byte is written to buffer. The number of byte



written to buffer by host can be found by calculating difference between I2C_BP and I2C_CP register values. For example, if I2C_BP value is 10 and I2C_CP value is 15, number of bytes written to the buffer by the host is 5 bytes.

With a read transaction, the data is prefetched from the I2C_CP location and therefore I2C_CP gets incremented before data byte is transmitted (read by host). The number of byte read by host can be found by calculating difference between I2C_BP and I2C_CP register values and subtracting 1 from it. For example, if I2C_BP value is 10 and I2C_CP value is 15, number of bytes read by the host is 4 bytes.

To prevent data corruption due to simultaneous access of the buffer, the CPU firmware has to follow a protocol to access the buffer. The CPU has to set the FORCE NACK bit when it wants to access (write or read) the I2C buffer. Setting this bit (logic 1) enables the Force-NACK mode. The Force-NACK mode is engaged by the slave only if the I2C bus is not in a busy state. If the I2C bus is busy (meaning there is an ongoing I2C transaction between the master and PSoC), Force-NACK mode will not be engaged until the ongoing transaction is completed. Once the Force-NACK mode is engaged, PSoC shall NACK all incoming I2C transactions addressed to the device and access to I2C buffer by the master will be denied. Entering the Force-NACK mode is indicated through the bit READY TO NACK STATUS which needs to be polled by the CPU to determine that the Force-NACK mode has been engaged and that it can safely access the buffer. The CPU should clear the FORCE NACK bit when write or read operations to the I2C buffer are completed. As soon as this bit is cleared, Force-NACK mode will be disengaged upon the next start condition detected on the bus and access to I2C buffer by master will be resumed.

The Force-NACK mode has two options - the mode can be entered either at the next possible byte boundary of the current transaction or at the next STOP condition on the I2C bus. The mode of operation can be selected through the FORCE NACK MODE register bit.

The RAM buffer interfaces contain separate address pointers, I2C_BP and I2C_CP, that are set with the first data byte of a write operation. When the external master writes one or more bytes, the first data byte is always the base address pointer value. This value gets written to both the base address pointer, I2C_BP, and the current address pointer, I2C_CP. The byte after the base address pointer is written into the location pointed to by the current address pointer value contained in I2C CP.

The third byte (second data byte) is written to the current address pointer value, I2C_CP, plus one and so on. This current address pointer, I2C_CP, increments for each byte read or written, but is reset to the base address pointer value at the beginning of each new write or read operation (following a start command and a corresponding slave address match).

For example, if the base address pointer, I2C_BP, is set to 4, a read operation begins to read data at location 4 and continues sequentially until the host completes the read operation. So, if the base address pointer is set to 4, each read operation resets the data pointer to 4 and reads sequentially from that location. This is true whether single or multiple read operations are performed. The base address pointer is not changed until a new write operation initiates.

If the I²C master attempts to write data past the RAM address boundary, 32 bytes, further transactions are NACK'd and the data is discarded and does not affect any RAM inside or outside the designated RAM area. The I2C_CP is saturated at 31 and is reset to the I2C_BP upon receiving a valid start condition followed by a slave address match. You cannot read data outside the allowed range. Any read requests by the master outside the allowed range result in the return of invalid data. If the RAM address is sent by the external master through a write command and if the pointer value exceeds 1Fh, a NACK is sent.

The following diagram illustrates the bus communication for a data write, a data pointer write, and a data read operation. Remember that a data write operation always rewrites the data pointer.


Legend


Slave




Figure 16-4. Two-Wire Interface Bus Communication

Write x Bytes to I2C Slave






Read x Bytes from I2C Slave



The following diagram illustrates an example of how the address pointers are configured in EZI2C mode. In this example, the external master sent a Start, Slave Address, and a data byte of 2 to initialize both the base address pointer (I2C_BP register) and the current address pointer (I2C_CP register). Then, 4 bytes were written, OR a Start or Restart was sent with the device address, and 4 bytes were read. On the CPU side, a 2 was written to the CPU base address register (CPU_BP register), and 6 subsequent bytes were read from or written to the I2C_BUFF register by the CPU.

Figure 16-5. Address Pointer in EZI2C Mode





16.3 Register Definitions

The registers shown here are associated with I²C Slave and are listed in address order. Each register description has an associated register table showing the bit structure for that register. The grayed out bits in the tables are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of '0'. For a complete table of I²C registers, refer to the "Summary Table of the System Resource Registers" on page 105.

16.3.1 I2C XCFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,C8h	I2C_XCFG	CSR_CLK_E N		FORCE_NA CK_MODE	FORCE_NA CK	No BC Int		Buffer Mode	HW Addr EN	RW: 80

The Enable bit (bit 0) of the I2C_CFG (0,D6h) register should be set to 1 for the I²C enhanced features to work.

HW Addr EN	Buffer Mode	No BC Int	Byte Complete Interrupt	Clock (SCL) Stalling
		On	No interrupt.	
On	On	On No BC Integrated and American Science of the Integrated and Int	Interrupt generated upon every byte. ^a	No stalling.
			No Interrupt	SCI stelle et
On	Off	Off	Interrupt generated upon every byte. SCL stalls each byte	
		On	No Interrupt	
Off	On	Off	Interrupt generated upon every byte.b	SCL stalls only at address byte.
		On	No Interrupt	001 -4-114
Off	Off	Off	Interrupt generated upon every byte.	SCL stalls at every byte.

a. Non-address BC interrupts are only posted if the BC bit is cleared in I2C_SCR. Putting the M8C to sleep without clearing the BC bit in I2C_SCR will mask $\rm I^2C$ interrupts. This will stall the $\rm I^2C$ bus.

Bit 7. CSR_CLK_EN. This bit is used for gating system clock for the blocks core logic interface. Clock is made available to the core logic only when this bit is set to 1. If not active, the blocks core logic does not receive the system clock. The CSR_CLK_EN bit should be set to 1 in all modes for the block to function and this bit should be set before enabling or configuring the block register associated with I2C block.

Bit 6: Reserved bit

Bit 5: FORCE_NACK_MODE. This bit is used to select the FORCE_NACK mode. When '1', FORCE_NACK mode is engaged at the next possible byte boundary. When '0', the FORCE_NACK mode is engaged at the next STOP condition on the I2C bus. During a read transaction FORCE_NACK mode is engaged after the next stop condition if FORCE_NACK_MODE is 0 or when the master provides a NACK if FORCE_NACK_MODE is 1. **Note** FORCE_NACK_MODE should be set before setting FORCE_NACK bit.

Bit4: FORCE_NACK. This bit must be set the CPU to engage the FORCE_NACK mode. This bit will be cleared on assertion of PD.

Bit 3: No BC Int. In compatibility mode, every received or transmitted byte generates a byte complete interrupt. This is also true in buffered mode regardless of whether the bus is stalled or not. In compatibility mode this bit should always be set

Note When this bit is set to a '1', A BC interrupt is never generated. When the bit is set, it is possible to implement packet transfers without CPU intervention by enabling an interrupt upon the Stop detect.

Bit 1: Buffer Mode. This bit determines the operation mode of the enhanced buffer module. The following table describes the available modes.

Buffer Mode	Name	Description
0	Compati- ble	There is no buffering in the default compatibility mode. The I^2C bus is stalled upon every received or transmitted byte, including address bytes. The CPU is required to process the interrupt and write or read the data and status as required to continue the operation.
1	EZI2C	The I^2C slave appears as a 32-byte RAM interface to an external master. A specific protocol must be followed, in which the master controls the RAM pointer for both read and write operations. The I^2C bus is never stalled. Receive ACKs are automatically generated. The CPU is responsible for putting valid data into the RAM for external reads, and for reading received data. I2C bus will be stalled during address phase if HW_ADDR_EN bit is not set.

Bit 0: HW Addr En. When this bit is set to a '1', hardware address compare is enabled. Upon a compare, the address is automatically ACKed, and upon a mismatch, the address is automatically NAKed and the hardware reverts to an idle state waiting for the next Start detection. You must configure the compare address in the I2C_ADDR register. When this bit is a '0', bit 3 of the I2C_SCR register is set and the bus stalls, and the received address is available in the I2C_DR register to enable the CPU to do a firmware address compare. This bit does not have any effect during compatibility mode. To wakeup the device from sleep this bit needs to be set.

Non-address BC interrupts are only posted if the BC bit is cleared in I2C_SCR



16.3.2 I2C XSTAT Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,C9h	I2C_XSTAT	EZ_SLAVE_ BUSY	EZ_I2C_W R_STATUS	EZ_I2C_RD _STATUS			READY_TO _NACK	Dir	Slave Busy	R:0

The I²C Extended Status Register (I2C_XSTAT) reads enhanced feature status. All bits are read only.

Bit 7: EZ_SLAVE_BUSY. This bit is set upon a address match and is reset upon a start, repeated start or a stop signal. **Note** This is applicable only in buffer mode.

Bit 6: EZ_I2C_WR_STATUS. This bit will be SET if current I2C transaction by host is a write operation. On reset the value of this bit will be 1. This bit gets cleared when CPU writes a '0'. This bit is valid only after the address phase is completed. **Note** This is applicable only in buffer mode.

Bit 5: EZ_I2C_RD_STATUS. This bit will be SET if current I2C transaction by host is a read operation. On reset the value of this bit will be 0. This bit gets cleared when CPU writes a '0'. This bit is valid only after the address phase is completed. **Note** This is applicable only in buffer mode.

Bit 2: READY_TO_NACK. This status bit indicates that the FORCE_NACK mode has been engaged by the I2C slave. If FORCE_NACK mode is set during Bus Idle state or before an address match event, this bit will be set immediately. Other wise the behavior is defined by FORCE_NACK mode bit. When FORCE_NACK mode is disabled, this bit is reset upon the first start condition following this. This bit will be cleared on assertion of PD. If READY_TO_NACK is set, none of the status bits will be set and all status bits will be cleared.

Bit 1: Dir. This bit indicates the direction of the current transfer. A '1' indicates a master read, and a '0' indicates a master write. This bit will be cleared upon the next start detected on the bus. **Note** This bit only applicable in buffer mode.

Bit 0: Slave Busy. This bit is set upon a address match and is reset upon the following stop signal. **Note** This Bit is set only during buffer mode.



16.3.3 I2C ADDR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,CAh	I2C_ADDR				SI	ave Address[6:	:0]			RW:00

The I²C Slave Address Register (I2C_ADDR) holds the slave's 7-bit address. All bits are RW.

Note When hardware address compare mode is not enabled in the I2C XCFG register, this register is not in use.

Bits 6 to 0: Slave Address[6:0]. These 7 bits hold the slave's own device address.

16.3.4 I2C BP EZ CFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,CBh	I2C_BP_EZ _CFG	EZ_RD_IE	EZ_WR_IE	CLK_STRE TCH_EN		I2C	Base Pointer[4:0]		R:00

The I²C Base Address Pointer and EZI2C Configuration Register (I2C_BP_EZ_CFG) contains the base address value of the RAM data buffer.

Bit 7: EZ_RD_IE. Interrupt enable for EZ_RD_STATUS

Bit 6: EZ_WR_IE. Interrupt enable for EZ_WR_STATUS

Bit 5: CLK_STRETCH_EN. This bit configures the clock stretch mode during sleep to wakeup transition.

When '1', the slave stretches the I2C clock during the sleep to wakeup transition and releases the clock after the device wakes up and CPU sets the ACK bit.

When '0', the slave NACKs any I2C transactions addressed to the device during the sleep to wakeup transition time.

Bits 4 to 0: I2C Base Pointer[4:0]. In the EZI2C protocol, the first data byte after the slave address transaction in write

mode is the base address for subsequent reads and writes and it is transferred directly into this register. If the desired transaction is a master write to the slave, subsequent bytes are written to the RAM buffer starting with this address and auto incremented (see I2C CP Register).

In case of a read, a Start or Restart must be issued and the read location starts with this address and again subsequent read addresses are auto incremented as pointed to by the I2C_CP register value. The value of this register is modified only at the beginning of every I²C write transaction. The I²C master must always supply a value for this register in the first byte of data after the slave's address in a given write transaction. If performing reads, the master need not set the value of this register. The current value of this register is also used directly for reads.

16.3.5 I2C CP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,CCh	I2C_CP					12C (Current Pointe	r[4:0]		R:00

The I²C Current Address Pointer Register (I2C_CP) contains the current address value of the RAM data buffer.

Note When in compatibility mode, this register is not in use.

Bits 4 to 0: I2C Current Pointer[4:0]. This register gets set at the same time and with the same value as the I2C_BP_EZ_CFG Register. After each completed data byte

of the current I²C transaction, the value of this register is incremented by one. The value is saturated when it reaches 31.

The value of this register always determines the location that read or write data comes from or is written to. This register is set to the value contained in the I2C_BP_EZ_CFG Register on every start condition detected in the bus. followed by an address match event.



16.3.6 CPU BP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,CDh	CPU_BP					CPU	J Base Pointer	[4:0]		RW:00

The CPU Base Address Pointer Register (CPU_BP) contains the base address value of the RAM data buffer.

Note When in compatibility mode, this register is not in use.

Bits 4 to 0: CPU Base Pointer[4:0]. This register value is completely controlled by I/O writes by the CPU. Firmware routines must set this register. As with the I2C_BP, the value of this register sets the starting address for the data location being written or read. When this register is written, the current address pointer, CPU_CP, is also updated with the

same value. CPU_CP rolls over to 'h0 if CPU access beyond the buffer boundary of 'h1F.

The first read or write from/to the I2C_ BUF register start at this address. The location of the data in subsequent read or writes is determined by the CPU_CP register value, which auto increments after each read or write. Firmware makes certain that the slave device always has valid data or the data is read before overwritten.

16.3.7 CPU CP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,CEh	CPU_CP					CPU	Current Pointe	r[4:0]		R:00

The CPU Current Address Pointer Register (CPU_CP) contains the current address value of the RAM data buffer.

Note When in compatibility mode, this register is not in use.

Bits 4 to 0: CPU Current Pointer[4:0]. This register is set at the same time and with the same value as the CPU_BP Register. Whenever the I2C_BUF Register is written or read, the CPU CP increments automatically.

16.3.8 I2C BUF Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,CFh	I2C_BUF				Data Bu	ıffer[7:0]				RW:00

The I²C Data Buffer Register (I2C_BUF) is the CPU read/ write interface to the data buffer. Whenever this register is read, the data at the location pointed to by the CPU current pointer (CPU_CP) is returned. Similarly, whenever this register is written, the data is transferred to the buffer and written at the location pointed to by the CPU current pointer (CPU_CP). Whenever this register is read, without initializing the RAM contents either through the I²C or CPU interface, no valid value is returned.

The M8C accesses the data buffer through this register interface (I2C_BUF). Since the M8C issues an I/O read signal before an I/O write for some opcodes, the pointers (CPU_CP) to the data buffer increment unnecessarily because of an extra I/O read before an I/O write. Hence, all the I/O reads that occur in FIRST phase are ignored. The I/O reads that occur only in EXEC phase are taken as actual I/O reads for this register.

So, only the following basic M8C register access instructions may be used for accessing this register:

MOV A, reg[expr]
MOV A, reg[X+expr]
MOV [expr], [expr]
MOV reg[expr], A
MOV reg[X+expr], A
MOV reg[expr], expr
MOV reg[X+expr], expr

Note When in compatibility mode, this register is not in use.

Bits 7 to 0: Data Buffer[7:0]. The I²C Data Buffer Register (I2C_BUF) is the CPU read/write interface to the data buffer. Whenever this register is read, the data at the location pointed to by the CPU current pointer (CPU_CP) is returned. Similarly, whenever this register is written, the data is transferred to the buffer and written at the location pointed to by the CPU current pointer (CPU_CP). Whenever this register is read, without initializing the RAM contents either through the I²C or CPU interface, no valid value is returned.



16.3.9 I2C_CFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,D6h	I2C_CFG		PSelect	BUS_ERRO R_IE	Stop IE	Clock R	ate[1:0]		Enable	RW:00

The I²C Configuration Register (I2C_CFG) is used to set the basic operating modes, baud rate, and selection of interrupts. The bits in this register control baud rate selection and optional interrupts. The values are typically set once for a given configuration. The bits in this register are all RW.

Table 16-1. I2C CFG Configuration Register

Bit	Access	Description	Mode	
		I2C Pin Select		
6	RW	0 = P1[7], P1[5]	Slave	
		1 = P1[1], P1[0]		
		Stop IE		
		Stop interrupt enable.		
4	RW	0 = Disabled.	Slave	
		1 = Enabled. An interrupt is generated upon the detection of a Stop condition.		
		Clock Rate		
		00 = 100K Standard Mode		
3:2	RW	01 = 400K Fast Mode	Slave	
		10 = 50K Standard Mode		
		11 = Reserved		

Bit 6: PSelect. Pin Select. With the default value of zero, the I²C pins are P1[7] for clock and P1[5] for data. When this bit is set, the pins for I²C switch to P1[1] for clock and P1[0] for data. You cannot change this bit while the Enable bit is set. However, the PSelect bit may be set at the same time as the enable bits. The two sets of pins used on I²C are not equivalent. The default set, P1[7] and P1[5], are the preferred set. The alternate set, P1[1] and P1[0], are provided so that I²C may be used with 8-pin PSoC devices.

If In-System Serial Programming (ISSP) is used and the alternate I^2C pin set is also used, you must consider the interaction between the PSoC Test Controller and the I^2C bus. The interface requirements for ISSP must be reviewed to ensure that they are not violated.

Even if ISSP is not used, pins P1[1] and P1[0] respond differently than other I/O pins to a POR or XRES event. After an XRES event, both pins are pulled down to ground by going into the resistive zero drive mode before reaching the High Z drive mode. After a POR event, P1[0] drives out a one, then goes to the resistive zero state for some time, and finally reaches the High Z drive mode state. After POR, P1[1] goes into a resistive zero state for a while before going to the High Z drive mode.

Bits 5: BUS_ERROR_IE. Bus Error Interrupt Enable. An interrupt is generated on the detection of a bus error condition. **Note** This bit is NA for CY8C20xx7/S and CY8C20055.

Bit 4: Stop IE. Stop Interrupt Enable. When this bit is set, a slave can interrupt upon Stop detection. The status bit associated with this interrupt is the Stop Status bit in the I2C_SCR Register. When the Stop Status bit transitions from '0' to '1', the interrupt is generated. It is important to note that the Stop Status bit is not automatically cleared. Therefore, if it is already set, no new interrupts are generated until it is cleared by firmware.

Bits 3 and 2: Clock Rate[1:0]. These bits offer a selection of three sampling and bit rates. All block clocking is based on the SYSCLK input, which is nominally12 MHz or 6 MHz, or 24 MHz (unless the PSoC device is in external clocking mode). The sampling rate and the baud rate are determined as follows:

- Sample Rate = SYSCLK/Prescale Factor
- Baud Rate = 1/(Sample Rate x Samples per Bit)

The nominal clocking values when using the internal 24 MHz, 12 MHz, or 6 MHz are shown below for CY8C20x67.

Table 16-2. Nominal Clocking Values for CY8C20x67

Clock Rate[1:0]	SLIMO[1:0]	I2C Mode	SYSCLK Prescale Factor	Samples Per Bit	Internal Sampling Freq/ Period	Master Baud Rate	Start/Stop Hold Time (8 Clocks)
00b	00 01 10	Standard	/8 /4 /16	16	1.5 MHz/ 667 ns	93.75 kHz	5.3 μs
01b	00 01 10	Standard	/2 /1 /4	16	6 MHz/ 167 ns	375 kHz	1.33 μs
10b	00 01 10	Standard	/8 /4 /16	32	1.5 MHz/ 667 ns	46.8 kHz	10.7 μs
11b	00 01 10	Reserved PSoC	/1 /1 /1	16	12 MHz/ 84 ns 6 MHz/ 167 ns 24 MHz/ 42 ns	750 kHz 375 kHz 1.5 MHz	672 ns 1.33 μs 333 ns

When clocking the input with a frequency other than 6/12/24 MHz (for example, clocking the device with an external clock), the baud rates and sampling rates scale accordingly. Whether the block works in a Standard Mode or Fast Mode system depends upon the sample rate.



The sample rate must be sufficient to resolve bus events, such as Start and Stop conditions. See the Philips Semiconductors (now NXP Semiconductors) I²C-Bus Specification, version 2.1, for minimum start and stop hold times.

Bit 0: Enable. When the slave is enabled, the block generates an interrupt upon any Start condition and an address byte that it receives indicating the beginning of an I²C transfer. When operating as a slave, the block is clocked from an external master. Therefore, the block works at any frequency up to the maximum defined by the currently selected clock rate. The internal clock is only used in slave mode, to ensure that there is adequate setup time from data output to the next clock upon the release of a slave stall. When the Enable bit is '0', the block is held in reset and all status is cleared. CPU access to the HW buffer (EZI2C mode) is blocked when the bit is '0'. Block enable is synchronized to

the SYSCLK clock input (see "Timing Diagrams" on page 126). Before disabling the block set the force nack mode and wait for ready to nack status. If not unexpected block behavior may occur.

Table 16-3. Enable Operation in I2C CFG

Enable	Block Operation
	Disabled
No	The block is disconnected from the GPIO pins, P1[5] and P1[7]. (The pins may be used as general purpose IO.) When the slave
	is enabled, the GPIO pins are under control of the $\ensuremath{\mathrm{I}}^2\ensuremath{\mathrm{C}}$ hardware and are unavailable.
	All internal registers (except I2C_CFG) are held in reset.
	Slave Mode
Yes	Any external Start condition causes the block to start receiving an address byte. Regardless of the current state, any Start resets the interface and initiates a Receive operation. Any Stop causes the block to revert to an idle state

16.3.10 I2C_SCR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,D7h	I2C_SCR	Bus Error		Stop Status	ACK	Address	Transmit	LRB	Byte Complete	#:00

LEGEND

Access is bit specific.

The I²C Status and Control Register (I2C_SCR) is used by the slave to control the flow of data bytes and to keep track of the bus state during a transfer.

This register contains status bits to determine the state of the current I²C transfer, and control bits to determine the actions for the next byte transfer. At the end of each byte transfer, the I²C hardware interrupts the M8C microcontroller and stalls the I²C bus on the subsequent low of the clock, until the PSoC device intervenes with the next command. This register may be read as many times as necessary; but on a subsequent write to this register, the bus stall is released and the current transfer continues.

There are five status bits: Byte Complete, LRB, Address, Stop Status, and Bus Error. These bits have Read/Clear (RC) access, which means that they are set by hardware but may be cleared by a write of '0' to the bit position. Under certain conditions, status is cleared automatically by the hardware.

There are two control bits: Transmit and ACK. These bits have RW access and may be cleared by hardware.

Note IRQ generation in I²C has the following sources

- a. Address status (Non Maskable)
- b. Byte Complete
- c. Stop Status
- d. EZ Wr status

e. EZ Rd Status

Bit 7: Bus Error. The Bus Error status detects misplaced Start or Stop conditions on the bus. These may be due to noise, rogue devices, or other devices that are not yet synchronized with the I²C bus traffic. According to the I²C specification, all compatible devices must reset their interface upon a received Start or Stop. This is a natural thing to do in slave mode because a Start initiates an address reception and a Stop idles the slave.

A bus error is defined as follows. A Start is only valid if the block is idle or a slave receiver is ready to receive the first bit of a new byte after an ACK. Any other timing for a Start condition sets the Bus Error bit. A Stop is only valid if the block is idle or a slave receiver is ready to receive the first bit of a new byte after an ACK. Any other timing for a Stop condition sets the Bus Error bit. **Note** This bit is not applicable in CY8C20xx7/S, and CY8C20055.

Bit 5: Stop Status. Stop status is set upon detection of an I²C Stop condition. This bit is sticky, which means that it remains set until a '0' is written back to it by the firmware. If the Stop Interrupt Enable bit is set, an interrupt is also generated upon Stop detection. It is never automatically cleared. Using this bit, a slave can distinguish between a previous Stop or Restart upon a given address byte interrupt.

Stop status is set only for transactions that are addressed to the slave. Stop Status bit will not be set If a stop is detected



after READY_TO_NACK is set when FORCE_NACK Mode is 1. Stop status bit should always be cleared inside the stop status ISR. This bit should not be cleared when Stop status bit is not set.

The selections are shown in the following table:

Bit	Access	Description
		Bus Error
7	RC	1 = A misplaced Start or Stop condition was detected.
		This status bit must be cleared by firmware with a write of '0' to the bit position. It is never cleared by the hardware.
		Stop Status
5	RC	1 = A Stop condition was detected.
		This status bit must be cleared by firmware with a write of '0' to the bit position. It is never cleared by the hardware.
		ACK: Acknowledge Out
4	RW	0 = NACK the last received byte.
		1 = ACK the last received byte.
		Address
3	RC	1 = The transmitted or received byte is an address.
		This status bit must be cleared by firmware with a write of '0' to the bit position.
		Transmit
		0 = Receive Mode.
2	RW	1 = Transmit Mode.
-		This bit is set by firmware to define the direction of the byte transfer.
		Any Start detect automatically clears this bit.
		LRB: Last Received Bit
		The value of the ninth bit in a transmit sequence, which is the acknowledge bit from the receiver.
1	RC	0 = Last transmitted byte was ACKed by the receiver.
		1 = Last transmitted byte was NAKed by the receiver.
		Any Start detect automatically clears this bit.
		Byte Complete
		Transmit Mode:
		1 = 8 bits of data have been transmitted.
0	RC	Receive Mode:
		1 = 8 bits of data have been received and ACK/NACK is received.
		Any Start detect automatically clears this bit.

Bit 4: ACK.

This control bit defines the acknowledge data bit that is transmitted out in response to a received byte. When receiving, a byte complete interrupt is generated after the eighth data bit is received. Upon the subsequent write to this register to continue (or terminate) the transfer, the state of this bit determines the next transmitted data bit. It is *active high*. A '1' sends an ACK and a '0' sends a NACK. A slave receiver sends a NACK to inform the master that it cannot receive any more bytes.

Bit 3: Address.

This bit is set when an address is received. This consists of a Start or Restart, and an address byte. This bit will not be set if HW_ADDR_EN is set and received Address does not match programmed slave address

In slave mode when this status is set, firmware reads the received address from the data register and compares it with its own address. If the address does not match, the firmware writes a NACK indication to this register. No further interrupts occur until the next address is received. If the address does match, firmware must ACK the received byte, then byte complete interrupts are generated on subsequent bytes of the transfer.

This bit is cleared upon a CPU write of 0 to this field. It is also cleared when a stop condition occurs if HW ADDR EN is set and host is NACK'd during address phase. This bit will be set for both Buffer and Compatibility modes.

Bit 2: Transmit. This bit sets the direction of the shifter for a subsequent byte transfer. The shifter is always shifting in data from the I²C bus, but a write of '1' enables the output of the shifter to drive the SDA output line. Since a write to this register initiates the next transfer, data must be written to the data register before writing this bit. In receive mode, the previously received data must have been read from the data register before this write. Firmware derives this direction from the RW bit in the received slave address.

This direction control is only valid for data transfers. The direction of address bytes is determined by the hardware. **Note** This bit is applicable only in compatible mode.

Bit 1: LRB. Last Received Bit. This is the last received bit in response to a previously transmitted byte. In transmit mode, the hardware sends a byte from the data register and clock in an acknowledge bit from the receiver. Upon the subsequent byte complete interrupt, firmware checks the value of this bit. A '0' is the ACK value and a '1' is a NACK value.

The meaning of LRB depends upon the current operating mode.

'0': ACK. The master wants to read another byte. The slave loads the next byte into the I2C_DR Register and sets the Transmit bit in the I2C_SCR register to continue the transfer.

'1': NACK. The master is done reading bytes. The slave reverts to IDLE state on the subsequent I2C_SCR write (regardless of the value written).

Bit 0: Byte Complete. The I²C hardware operates on a byte basis. In transmit mode, this bit is set and an interrupt is generated at the end of eight data bits. In receive mode, the bit is set after the eight bits of data are received and ACK/NACK is received. When this bit is set, an interrupt is generated at these data sampling points, which are associated with the SCL input clock rising (see details in Timing Diagrams on page 126). If the PSoC device responds with a write back to this register before the subsequent falling edge of SCL (which is approximately one-half bit time), the transfer continues without interruption. However, if the device cannot respond within that time, the hardware holds the



SCL line low, stalling the I²C bus. A subsequent write to the I2C SCR register releases the stall.

In compatibility mode this bit will be set for all byte transactions including address phase. During buffer mode this bit will be set based on the following cases.

a) If HW_ADDR_EN is set - This bit will be set upon an address match only

b) If HW_ADDR_EN is not set - This bit will be set for all bytes including address byte

This bit will be cleared upon a CPU write of 0 to this field. It is also cleared upon a start condition on the bus or if stop status bit is set when CPU writes a 0 to the ACK register if HW ADDR EN is set.

Byte Complete status will not be set, for access beyond buffer boundary.

16.3.11 I2C_DR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,D8h	I2C_DR		Data[7:0]							

The I²C Data Register (I2C_DR) provides read/write access to the Shift register. **Note** Only applicable in Compatibility Mode.

Bits 7 to 0: Data[7:0]. This register is not buffered; therefore, writes and valid data reads occur at specific points in the transfer. These cases are outlined as follows:

■ Slave Receiver – Data in the I2C_DR register is only valid for reading when the Byte Complete status bit is

- set. Data bytes must be read from the I2C_DR register before writing to the I2C_SCR Register, which continues the transfer.
- Slave Transmitter Data bytes must be written to the I2C_DR register before the Transmit bit is set in the I2C SCR Register, which continues the transfer.



16.4 Timing Diagrams

16.4.1 Clock Generation

There are two main clocks used in this block:

- 1. System clock Interface clock from PSoC core input to I2C block (Max 24 MHz)
- 2. SCL clock Master generated clock, max frequency 400 KHz.

Sleep logic uses SDA line as clock for START and STOP condition detection. The I2C block supports an input clock frequency range from 6 to 24 MHz.

A 4-bit clock divider is implemented to divide the input SYSCLK.

Besides being used in various block operations, the resultant 'Generated Clock Enable' is used to define the baud rate for the SCL clock.

The factor by which the clock divider reduces the system clock depends on the values configured in the registers I2C_CFG.CLKRATE and input pins SLIMO.

The formula to determine the Baud Rate of SCL clock is:

Baud Rate = SYSCLK/(Clock_Division_Factor * Over_Sample_Rate)

Note:

- Over Sample Rate is either 16 or 32 (Based on the configuration of the 'Clock Rate' bit Section 4.8.9 of TVR#187).
- Clock Division Factor is determined by the values configured in the I2C_CFG.CLKRATE and input pins SLIMO[1:0] as described in the following table.


Clock Rate (SCL)	SLIMO (SYSCLK)	SYSCLK divide factor	Samples per bit
	00 (12 MHz)	/8	
00 (100K)	01 (6 MHz)	/4	16
	10 (24 MHz)	/16	
	00 (12 MHz)	/2	
01 (400K)	01 (6 MHz)	/1	16
	10 (24 MHz)	/4	
	00 (12 MHz)	/8	
10 (50K)	01 (6 MHz)	/4	32
	10 (24 MHz)	/16	
	00 (12 MHz)	/1	
11 (750K,350K,1.5M)	01 (6 MHz)	/1	16
	10 (24 MHz)	/1	



16.4.2 Status Timing

Figure 16-6 illustrates the interrupt timing for byte complete, which occurs on the positive edge of the eighth clock in transmit/receive mode. There is a maximum of three cycles latency with GCLK EN (This GCLK EN will be based on the SLIMO and CLK_RATE setting). As shown, the interrupt occurs on the clock following a valid SCL positive edge input transition (after the synchronizers). The Address bit is set with the same timing but only after a slave address has been received. The LRB (Last Received Bit) status is also set with the same timing but only on the ninth bit after a transmitted byte.


Figure 16-6. Byte Complete, Address, LRB Timing



Transmit: Ninth positive edge SCL Receive: Eighth positive edge SCL


Figure 16-7 shows the timing for Stop status. This bit is set (and the interrupt occurs) after three cycles with GCLK EN (The GCLK EN will be based on the SLIMO and CLK_RATE setting) and filtered SDA line transitions to a '1', when the SCL line is high.

Figure 16-7. Stop Status and Interrupt Timing



16.4.3 Slave Stall Timing

When a byte complete interrupt occurs, the PSoC device firmware must respond with a write to the I2C_SCR Register to continue the transfer (or terminate the transfer). The interrupt occurs as illustrated in Figure 16-6. As illustrated in Figure 16-8, firmware has until one clock after the falling edge of SCL_IN to write to the I2C_SCR Register; otherwise, a stall occurs. After stalled, the I/O write releases the stall. The setup time between data output and the next rising edge of SCL is always N-1 clocks.





16.4.4 Implementation


The I2C block responds to transactions during sleep if and only if:

- The I2C slave block is enabled, i.e., bit 0 of the I2C_CFG Register is set to 1.
- 2. PD signal from the sleep controller is high.

To enable the wakeup through I2C, set the HW Addr EN bit so that the I2C slave block wakes the system if and only if the address matches. Figure 16-9 depicts the wakeup sequence through I2C.

Note The last step in this flowchart where SCL is released in general, represents the configuration where buffer mode is enabled.

Figure 16-9. I2C Wakeup Sequence



16.4.4.1 Recommended I²C Implementation in Sleep Mode

When I²C is used in sleep mode, certain implementation guidelines must be followed in order to keep the I²C bus from locking or corrupted transactions from occurring.

In general, the I2C slave must be put into a FORCE_NACK mode before entering the sleep mode. These steps needs to followed to enter the sleep mode correctly:

- Select the mode of operation (Clock Stretch or NACK during sleep to wakeup) through CLK_STRETCH_EN bit of I2C_BP_EZ_CFG register
- 2. Set the FORCE_NACK bit of I2C_XCFG register
- Poll status bit I2C_XSTAT.READY_TO_NACK for logic '1'
- 4. Assert PD (power down)

16.4.5 Compatibility Mode Configuration

In compatibility mode, the SCL, as usual, is pulled low until the CPU responds by setting the Transmit/Receive bit and for loading a byte in the I2C_DATA register (in case of transmit operation) even though IMO is operational. Figure 16-10 illustrates the process of switching from direct clocking to sampled mode.






Figure 16-10. Direct Clocking to Sample Mode Timing

See the following notes regarding Figure 16-10:.

- 1. After, the address matches IRQ and a signal called switch_to_sample_mode are asserted asynchronously.
- 2. This IRQ goes as input to the sleep controller block. The sleep controller block wakes the system by clearing the sleep bit.
- 3. After IMO is operational, the signal switch_to_sample_mode is registered and asserted high, indicating IMO is operational. When this registered signal becomes high, the switch_to_sample_mode signal deasserts asynchronously.
- 4. The state machines and other logic are put at appropriate states when switching to sample mode.

17. System Resets



This chapter discusses the System Resets and their associated registers. PSoC devices support several types of resets. The various resets are designed to provide error-free operation during power up for any voltage ramping profile, to allow for user supplied external reset, and to provide recovery from errant code operation. For a complete table of the System Reset registers, refer to the Summary Table of the System Resource Registers on page 105. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

17.1 Architectural Description

When reset is initiated, all registers are restored to their default states. In the Register Reference chapter on page 164, this is indicated by the POR row in the register tables and elsewhere it is indicated in the Access column values on the right side of the colon, in the register tables. Minor exceptions are explained ahead.

The following types of resets occur in the PSoC device:

- Power on Reset (POR). This occurs at low supply voltage and is comprised of multiple sources.
- External Reset (XRES). This active high reset is driven into the PSoC device on parts that contain an XRES pin.
- Watchdog Reset (WDR). This optional reset occurs when the watchdog timer expires before being cleared by user firmware. Watchdog resets default to off.
- Internal Reset (IRES). This occurs during the boot sequence if the SROM code determines that Flash reads are invalid.

The occurrence of a reset is recorded in the Status and Control registers (CPU_SCR0 for POR, XRES, and WDR) or in the System Status and Control Register 1 (CPU_SCR1 for IRESS). Firmware can interrogate these registers to determine the cause of a reset.


17.2 Pin Behavior During Reset

Power on Reset and External Reset cause toggling on two GPIO pins, P1[0] and P1[1], as described ahead and illustrated in Figure 17-1 and Figure 17-2. This allows programmers to synchronize with the PSoC device. All other GPIO pins are placed in a high impedance state during and immediately following reset.

17.2.1 GPIO Behavior on Power Up

At power up, the internal POR causes P1[0] to initially drive a strong high (1) while P1[1] drives a resistive low (0). After 256 sleep oscillator cycles (approximately 8 ms), the P1[0] signal transitions to a resistive low state. After an additional 256 sleep oscillator clocks, both pins transition to a high impedance state and normal CPU operation begins. This is illustrated in the following figure.

Figure 17-1. P1[1:0] Behavior on Power Up






17.2.2 Powerup External Reset Behavior

The device's core runs on chip regulated supply, so there is a time delay in powering up the core. A short XRES pulse at power up causes an external reset startup behavior. However, the event is latched and applied only after the core has powered up (a delay of about 1 ms).

17.2.3 GPIO Behavior on External Reset

During External Reset (XRES=1), both P1[0] and P1[1] drive resistive low (0). After XRES deasserts, these pins continue to drive resistive low for another eight sleep clock cycles (approximately 200 μ s). After this time, both pins transition to a high impedance state and normal CPU operation begins. This is illustrated in Figure 17-2.

Figure 17-2. P1[1:0] Behavior on External Reset (XRES)





17.3 Register Definitions

The following registers are associated with the PSoC System Resets and are listed in address order. Each register description has an associated register table showing the bit structure for that register. The bits in the tables that are grayed out are reserved bits and are not detailed in the register descriptions that follow. Always write reserved bits with a value of 0. For a complete table of system reset registers, refer to the "Summary Table of the System Resource Registers" on page 105.

17.3.1 CPU SCR1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
x,FEh	CPU_SCR1	IRESS			SLIM	O[1:0]			IRAMDIS	#:0

LEGEND

- x An "x" before the comma in the address field indicates that this register can be read or written to no matter what bank is used.
- # Access is bit specific. Refer to the Register Reference chapter on page 164 for additional information.

The System Status and Control Register 1 (CPU_SCR1) conveys the status and control of events related to internal resets and watchdog reset.

Bit 7: IRESS. Internal Reset Status. This bit is a read only bit that determines if the booting process occurred more than once.

When this bit is set, it indicates that the SROM SWBootReset code executed more than once. If this bit is not set, the SWBootReset executed only once. In either case, the SWBootReset code does not allow execution from code stored in Flash until the M8C core is in a safe operating mode with respect to supply voltage and Flash operation. There is no need for concern when this bit is set. It is provided for systems that may be sensitive to boot time, so that they can determine if the normal one-pass boot time was exceeded.

For more information on the SWBootReset code see the Supervisory ROM (SROM) on page 33.

Bit 4:3 SLIMO[1:0]. These bits set the IMO frequency range. See the table ahead for more information. These

changes allow for optimization of speed and power. The IMO trim value must also be changed when SLIMO is changed (see Engaging Slow IMO on page 62).

When not in external clocking mode, the IMO is the source for SYSCLK; therefore, when the speed of the IMO changes so does SYSCLK.

SLIMO	CY8C20x67, CY8C20x47, CY8C20x37, CY8C20055
00	12
01	6
10	24
11	Reserved

Bit 0: IRAMDIS. Initialize RAM Disable. This bit is a control bit that is readable and writeable. The *default value* for this bit is '0', which indicates that the maximum amount of SRAM must be initialized on watchdog reset to a value of 00h. When the bit is '1', the minimum amount of SRAM is initialized after a watchdog reset.

For additional information, refer to the CPU_SCR1 register on page 223.



17.3.2 CPU SCR0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
x,FFh	CPU_SCR0	GIES		WDRS	PORS	Sleep			STOP	# : XX

LEGEND

Access is bit specific. Refer to register detail for additional information. XX The reset value is 10h after POR/XRES and 20h after a watchdog reset.

The System Status and Control Register 0 (CPU_SCR0) is used to convey the status and control of events for various functions of a PSoC device.

Bit 7: GIES. Global Interrupt Enable Status. This bit is a read only status bit and its use is discouraged. The GIES bit is a legacy bit that was used to provide the ability to read the GIE bit of the CPU_F register. However, the CPU_F register is now readable. When this bit is set, it indicates that the GIE bit in the CPU_F register is also set, which in turn, indicates that the microprocessor services interrupts.

Bit 5: WDRS. WatchDog Reset Status. This bit may not be set. It is normally '0' and automatically set whenever a watchdog reset occurs. The bit is readable and clearable by writing a '0' to its bit position in the CPU_SCR0 register.

Bit 4: PORS. Power On Reset Status. This bit, which is the watchdog enable bit, is set automatically by a POR or External Reset (XRES). If the bit is cleared by user code, the watchdog timer is enabled. After cleared, the only way to reset the PORS bit is to go through a POR or XRES. Thus, there is no way to disable the watchdog timer other than to go through a POR or XRES.

Bit 3: Sleep. This bit is used to enter Low Power Sleep mode when set. To wake up the system, this register bit is cleared asynchronously by any enabled interrupt. There are two special features of this bit that ensure proper sleep operation. First, the write to set the register bit is blocked if an interrupt is about to be taken on that instruction boundary (immediately after the write). Second, there is a hardware interlock to ensure that, once set, the SLEEP bit may not be cleared by an incoming interrupt until the sleep circuit has finished performing the sleep sequence and the systemwide power down signal has been asserted. This prevents the sleep circuit from being interrupted in the middle of the process of system power down, possibly leaving the system in an indeterminate state.

Bit 0: STOP. This bit is readable and writeable. When set, the PSoC M8C stops executing code until a reset event occurs. This can be either a POR, WDR, or XRES. If an application wants to stop code execution until a reset, the preferred method is to use the HALT instruction rather than a register write to this bit.

For additional information, refer to the CPU_SCR0 register on page 224.



17.4 Timing Diagrams

17.4.1 Power On Reset

A Power on Reset (POR) is triggered whenever the supply voltage is below the POR trip point. POR ends once the supply voltage rises above this voltage. Refer to the POR and LVD chapter on page 138 for more information on the operation of the POR block.

POR consists of two pieces: an Imprecise POR (IPOR) and a Precision POR (PPOR). "POR" refers to the OR of these two functions. IPOR has coarser accuracy and its trip point is typically lower than PPOR's trip point. PPOR is derived from a circuit that is calibrated (during boot) for a very accurate location of the POR trip point.

During POR (POR=1), the IMO is powered off for low power during startup. After POR deasserts, the IMO is started (see Figure 17-4).

POR configures register reset status bits as shown in 17.4.4 Reset Details on page 137.

17.4.2 External Reset

An External Reset (XRES) is caused by pulling the XRES pin high. The XRES pin has an always-on, pull down resistor, so it does not require an external pull down for operation and can be tied directly to ground or left open. Behavior after XRES is similar to POR. In reset, shifting key AC52h (with MSB shifted in first) onto ISSP bus lines can lead to permanent chip damage. This is possible because, upon reception of key AC52h, the chip enters a test mode in which the internal regulator is bypassed and the core powered with a higher voltage than specified. For this reason, avoid shifting key AC52h while in reset.

During XRES (XRES=1), the IMO is powered off for low power during startup. After XRES deasserts, the IMO is started (see Figure 17-4).

How the XRES configures register reset status bits is shown in 17.4.4 Reset Details on page 137.

17.4.3 Watchdog Timer Reset

The user has the option to enable the Watchdog Timer Reset (WDR), by clearing the PORS bit in the CPU_SCR0 register. After the PORS bit is cleared, the watchdog timer cannot be disabled. The only exception to this is if a POR/XRES event takes place, which disables the WDR. Note that a WDR does not clear the watchdog timer. See Watchdog Timer on page 79 for details of the watchdog operation.

When the watchdog timer expires, a watchdog event occurs, resulting in the reset sequence. Some characteristics unique to the WDR are as follows.


■ PSoC device reset asserts for one cycle of the CLK32K clock (at its reset state).


- The IMO is not halted during or after WDR (that is, the part does not go through a low power phase).
- CPU operation re-starts one CLK32K cycle after the internal reset deasserts (see Figure 17-3).

How the WDR configures register reset status bits is shown in 17.4.4 Reset Details on page 137.



Figure 17-3. Key Signals During WDR





IRES: Reset 1 cycle, then 2048 additional cycles low power hold-off, and then 1 cycle with IMO on before the CPU reset is released.








Figure 17-4. Key Signals During POR and XRES


POR (IPOR followed by PPOR): Reset while POR is high (IMO off), then 511(+) cycles (IMO on), and then the CPU reset is released. **XRES** is the same, with N=8.



PPOR (with no IPOR): Reset while PPOR is high and to the end of the next 32K cycle (IMO off); 1 cycle IMO on before the CPU reset is released. Note that at the 3V level, PPOR tends to be brief because the reset clears the POR range register (VLT_CR) back to the default 2.4V setting.



XRES: Reset while XRES is high (IMO off), then 7(+) cycles (IMO on), and then the CPU reset is released.





17.4.4 Reset Details

Timing and functionality details are summarized in Table 17-1. Figure 17-4 on page 136 shows some of the relevant signals for IPOR, PPOR, XRES, and WDR.

Table 17-1. Reset Functionality

Item	IPOR (Part of POR)	PPOR (Part of POR)	XRES	WDR
Reset Length	While POR=1	While PPOR=1, plus 30-60 µs (1-2 clocks)	While XRES=1	30 μs (1 clock)
Low Power (IMO Off) During Reset?	Yes	Yes	Yes	No
Low Power Wait Following Reset?	No	No	No	No
CLK32K Cycles from End of Reset to CPU Reset Deasserts ^a	512	1	8	1
Register Reset (See Next Line for CPU_SCR0, CPU_SCR1)	All	All, except PPOR does not reset Bandgap Trim register	All	All
Reset Status Bits in CPU_SCR0, CPU_SCR1	Set PORS, Clear WDRS, Clear IRAMDIS	Set PORS, Clear WDRS, Clear IRAMDIS	Set PORS, Clear WDRS, Clear IRAMDIS	Clear PORS, Set WDRS, IRAMDIS unchanged
Bandgap Power	On	On	On	On
Boot Time ^b	2.2 ms	2.2 ms	2.2 ms	2.2 ms

a. CPU reset is released after synchronization with the CPU clock.

17.5 Power Modes

The ILO block drives the CLK32K clock used to time most events during the reset sequence. This clock is powered down by IPOR but not by any other reset. The sleep timer provides interval timing.

While POR or XRES assert, the IMO is powered off to reduce startup power consumption.

During and following IRES (for 64 ms nominally), the IMO is powered off for low average power during slow supply ramps.

During and after POR or XRES, the bandgap circuit is powered up.

The IMO is always on for at least one CLK32K cycle before CPU reset is deasserted.

b. Measured from CPU reset release to execution of the code at Flash address 0x0000.

18. POR and LVD



This chapter briefly discusses the Power on Reset (POR) and Low Voltage Detect (LVD) circuits and their associated registers. For a complete table of the POR registers, refer to the Summary Table of the System Resource Registers on page 105. For a guick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

18.1 Architectural Description

The Power on Reset (POR) and Low Voltage Detect (LVD) circuits provide protection against low voltage conditions. The POR function senses Vcc and Vcore (regulated voltage) holding the system in reset until the magnitude of Vcc and Vcore supports operation to specification. The LVD

function senses Vcc and provides an interrupt to the system when Vcc falls below a selected threshold. Other outputs and status bits are provided to indicate important voltage trip levels. Refer to Section 17.2 Pin Behavior During Reset for a description of GPIO pin behavior during power up.



18.2 Register Definitions

The following registers are associated with the POR and LVD, and are listed in address order. The register descriptions below have an associated register table showing the bit structure. The bits that are grayed out in the register tables are reserved bits and are not detailed in the register descriptions that follow. Reserved bits must always be written with a value of '0'. For a complete table of the POR registers, refer to the Summary Table of the System Resource Registers on page 105.

18.2.1 VLT CR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,E3h	VLT_CR			PORLE	PORLEV[1:0]		VM[2:0]			RW:00

The Voltage Monitor Control Register (VLT_CR) sets the trip points for POR, MON1 and LVD.

The VLT_CR register is cleared by all resets. This can cause reset cycling during very slow supply ramps to 5V when the MON1 range is set for the 5V range. This is because the reset clears the MON1 range setting back to 1.8V and a new boot or startup occurs (possibly many times). You can manage this with sleep mode or reading voltage status bits if such cycling is an issue.

Bits 5 and 4: PORLEV[1:0]. These bits set the Vcc level at which PPOR switches to one of three valid values. Do not use 11b because it is reserved.

See the "DC POR and LVD Specifications" table in the Electrical Specifications section of the PSoC device data sheet for voltage tolerances for each setting.

Bit 3: LVDTBEN. This bit is ANDed with LVD to produce a throttle back signal that reduces CPU clock speed when low voltage conditions are detected. When the throttle back signal is asserted, the CPU speed bits in the OSC_CR0 register are reset, forcing the CPU speed to its reset state.

Bits 2 to 0: VM[2:0]. These bits set the Vdd level at which the LVD Comparator switches.

See the "DC POR and LVD Specifications" table in the Electrical Specifications section of the PSoC device data sheet for voltage tolerances for each setting.

For additional information, refer to the VLT_CR register on page 243.



18.2.2 VLT_CMP Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,E4h	VLT_CMP							LVD		RW:0

The Voltage Monitor Comparators Register (VLT_CMP) reads the state of internal supply voltage monitors.

Bit 1: LVD. This bit reads the state of the LVD comparator. Zero Vdd is above the trip point. The trip points for LVD are set by VM[2:0] in the VLT_CR register.

For additional information, refer to the VLT_CMP register on page 244.

19. SPI




This chapter presents the Serial Peripheral Interconnect (SPI) and its associated registers. For a complete table of the SPI registers, see the Summary Table of the System Resource Registers on page 105. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

19.1 Architectural Description

The Serial Peripheral Interconnect (SPI) block is a dedicated master or slave SPI. The SPI slave function requires three inputs: Clock, Data, and SS_ (unless the SS_ is forced active with the SS_bit in the configuration register).


Figure 19-1. SPI Block Diagram



19.1.1 SPI Protocol Function

The SPI is a Motorola™ specification for implementing full-duplex synchronous serial communication between devices. The 3-wire protocol uses both edges of the clock to enable synchronous communication without the need for stringent setup and hold requirements. Figure 19-2 shows the basic signals in a simple connection.

Figure 19-2. Basic SPI Configuration



A device can be a master or slave. A master outputs clock and data to the **slave device** and inputs slave data. A slave device inputs clock and data from the master device and outputs data for input to the master. Together, the master and slave are essentially a circular Shift register, where the master generates the clocking and initiates data transfers.

A basic data transfer occurs when the master sends eight bits of data, along with eight clocks. In any transfer, both master and slave transmit and receive simultaneously. If the master only sends data, the received data from the slave is ignored. If the master wishes to receive data from the slave, the master must send dummy bytes to generate the clocking for the slave to send data back.



19.1.1.1 SPI Protocol Signal Definitions

The SPI protocol signal definitions are located in Table 19-1. The use of the SS_ signal varies according to the capability of the slave device.

Table 19-1. SPI Protocol Signal Definitions

Name	Function	Description
MOSI	Master Out Slave In	Master data output.
MISO	Master In Slave Out	Slave data output.
SCLK	Serial Clock	Clock generated by the master.
ss_	Slave Select (Active Low)	This signal is provided to enable multi-slave connections to the MISO pin. The MOSI and SCLK pins can be connected to multiple slaves, and the SS_input selects which slave receives the input data and drives the MISO line.

19.1.2 SPI Master Function

The SPI Master (SPIM) offers SPI operating modes 0-3. By default, the most significant bit (MSb) of the data byte is shifted out first. An additional option can be set to reverse the direction and shift the data byte out the least significant bit (LSb) first. (Refer to the timing diagrams for this function on page 148.)

When configured for SPIM, DR0 functions as a Shift register with input from the DATA input (MISO) and output to the primary output F1 (MOSI). DR1 is the TX Buffer register and DR2 is the RX Buffer register.

The SPI protocol requires data to be registered at the device input, on the opposite edge of the clock that operates the output shifter. An additional register (RXD), at the input to the DR0 Shift register, has been implemented for this purpose. This register stores received data for one-half cycle before it is clocked into the Shift register.

The SPIM controls data transmission between master and slave because it generates the bit clock for internal clocking and for clocking the SPIS. The bit clock is derived from the CLK input selection.

There are four control bits and four status bits in the Control register (SPI_CR) that provide for PSoC device interfacing and synchronization.

The SPIM hardware has no support for driving the Slave Select (SS_) signal. The behavior and use of this signal is application and PSoC device dependent and, if required, must be implemented in firmware.

19.1.2.1 Usability Exceptions

The following are usability exceptions for the SPI Protocol function.

- The SPI_RXR (RX Buffer) register is not writeable.
- The SPI TXR (TX Buffer) register is not readable.

19.1.2.2 Block Interrupt

The SPIM block has a selection of two interrupt sources: interrupt on TX Reg Empty (default) or interrupt on SPI Complete. Mode bit 1 in the Function register controls the selection. These modes are discussed in detail in SPIM Timing on page 148.

If SPI Complete is selected as the block interrupt, the Control register must be read in the interrupt routine so that this status bit is cleared; otherwise, no subsequent interrupts are generated.

19.1.3 SPI Slave Function

The SPI Slave (SPIS) offers SPI operating modes 0-3. By default, the MSb of the data byte is shifted out first. An additional option can be set to reverse the direction and shift the data byte out LSb first. (Refer to the timing diagrams for this function on page 153.)

The SPI protocol requires data to be registered at the device input, on the opposite edge of the clock that operates the output shifter. An additional register (RXD), at the input to the DR0 Shift register, is implemented for this purpose. This register stores received data for one-half cycle before it is clocked into the Shift register.

The SPIS function derives all clocking from the SCLK input (typically an external SPI Master). This means that the master must initiate all transmissions. For example, to read a byte from the SPIS, the master must send a byte.

There are four control bits and four status bits in the Control register (SPI_CR) that provide for PSoC device interfacing and synchronization.

There is an additional data input in the SPIS, Slave Select (SS_), which is an active low signal. SS_ must be asserted to enable the SPIS to receive and transmit. SS_ has two high level functions: 1) To allow for the selection of a given slave in a multi-slave environment, and 2) To provide additional clocking for TX data queuing in SPI modes 0 and 1.

SS_ may be controlled from an external pin or can be controlled by way of user firmware.

When SS_ is negated, the SPIS ignores any MOSI/SCLK input from the master. In addition, the SPIS state machine is reset and the MISO output is forced to idle at logic 1. This allows for a wired-AND connection in a multi-slave environment. Note that if High Z output is required when the slave is not selected, this behavior must be implemented in firmware with I/O writes to the Port Drive register.

19.1.3.1 Usability Exceptions

The following are usability exceptions for the SPI Slave function.

- The SPI RXR (RX Buffer) register is not writeable.
- The SPI TXR (TX Buffer) register is not readable.



19.1.3.2 Block Interrupt

The SPIS block has a selection of two interrupt sources: Interrupt on TX Reg Empty (default) or interrupt on SPI Complete (same selection as the SPIM). Mode bit 1 in the Function register controls the selection.

If SPI Complete is selected as the block interrupt, the Control register must still be read in the interrupt routine so that this status bit is cleared; otherwise, no subsequent interrupts are generated.

19.1.4 Input Synchronization

All pin inputs are double synchronized to SYSCLK by default. Synchronization can be bypassed by setting the BYPS bit in the SPI CFG register.

19.2 Register Definitions

The following registers are associated with the SPI and are listed in address order. The register descriptions have an associated register table showing the bit structure for that register. For a complete table of SPI registers, refer to the Summary Table of the System Resource Registers on page 105.

Data Registers

19.2.1 SPI TXR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,29h	SPI_TXR		Data[7:0]							

The SPI Transmit Data Register (SPI_TXR) is the SPI's transmit data register.

Bits 7 to 0: Data[7:0]. These bits encompass the SPI Transmit register. They are discussed by function type in Table 19-2 and Table 19-3.

For additional information, refer to the SPI_TXR register on page 167.



19.2.2 SPI RXR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,2Ah	SPI_RXR				Data	[7:0]				R:00

The SPI Receive Data Register (SPI_RXR) is the SPI's receive data register. A write to this register clears the RX Reg Full status bit in the Control register (SPI_CR).

Bits 7 to 0: Data[7:0]. These bits encompass the SPI Receive register. They are discussed by function type in Table 19-2 and Table 19-3.

For additional information, refer to the SPI_RXR register on page 168.

19.2.2.1 SPI Master Data Register Definitions

There are two 8-bit Data registers and one 8-bit Control/Status register. Table 19-2 explains the meaning of the Transmit and Receive registers in the context of SPIM operation.

Table 19-2. SPIM Data Register Descriptions

Name	Function	Description
		Write only register.
SPI_TXR	TX Buffer	If no transmission is in progress and this register is written to, the data from this register is loaded into the Shift register on the following clock edge, and a transmission is initiated. If a transmission is currently in progress, this register serves as a buffer for TX data.
		This register must only be written to when TX Reg Empty status is set and the write clears the TX Reg Empty status bit in the Control register. When the data is transferred from this register to the Shift register, then TX Reg Empty status is set.
		Read only register.
SPI_RXR	RX Buffer	When a byte transmission/reception is complete, the data in the shifter is transferred into the RX Buffer register and RX Reg Full status is set in the Control register.
		A read from this register clears the RX Reg Full status bit in the Control register.

19.2.2.2 SPI Slave Data Register Definitions

There are two 8-bit Data registers and one 8-bit Control/Status register. Table 19-3 explains the meaning of the Transmit and Receive registers in the context of SPIS operation.

Table 19-3. SPIS Data Register Descriptions

Name	Function	Description
		Write only register.
SPI_TXR	TX Buffer	This register must only be written to when TX Reg Empty status is set and the write clears the TX Reg Empty status bit in the Control register. When the data is transferred from this register to the Shift register, then TX Reg Empty status is set.
		Read only register.
SPI_RXR	RX Buffer	When a byte transmission/reception is complete, the data in the shifter is transferred into the RX Buffer register and RX Reg Full status is set in the Control register.
		A read from this register clears the RX Reg Full status bit in the Control register.



Control Register

19.2.3 SPI CR Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,2Bh	SPI_CR	LSb First	Overrun	SPI Complete	TX Reg Empty	RX Reg Full	Clock Phase	Clock Polarity	Enable	#:00

LEGEND

The SPI Control Register (SPI_CR) is the SPI's control register

Bit 7: LSb First. This bit determines how the serial data is shifted out, either LSb or MSb first.

Bit 6: Overrun. This status bit indicates whether or not there was a receive buffer overrun. A read from the receive buffer after each received byte must be performed before the reception of the next byte in order to avoid an overrun condition.

Bit 5: SPI Complete. This status bit indicates the completion of a transaction. A read from this register clears this bit.

Bit 4: TX Reg Empty. This status bit indicates whether or not the Transmit register is empty.

Bit 3: RX Reg Full. This status bit indicates a Receive register full condition.

Bit 2: Clock Phase. This bit determines the edge (rising or falling) on which the data changes.

Bit 1: Clock Polarity. This bit determines the logic level the clock codes to in its idle state.

Bit 0: Enable. This bit enables the SPI block.

For additional information, refer to the SPI_CR register on page 169.

19.2.3.1 SPI Control Register Definitions

Table 19-4. SPI Control Register Descriptions

Bit#	Name	Access	Description					
7	LSb First	Read/Write	0 = Data shifted out MSb First.					
7	LSD FIISL	Read/Write	1 = Data shifted out LSb First.					
6	Overrun	Read Only	0 = No overrun.					
U	Overruit	Read Only	1 = Indicates new byte received before previous one is read.					
5	SPI Complete	Read Only	0 = Transaction in progress.					
3	3F1 Complete	Read Only	1 = Transaction is complete. Reading SPI_CR clears this bit.					
4	TX Reg Empty	Read Only	0 = TX register is full.					
4	1 × Reg Empty	Read Only	1 = TX register is empty. Writing SPI_TXR register clears this bit.					
3	RX Reg Full	Read Only	0 = RX register is not full.					
3	TXX IXEG I uli	Read Only	1 = RX register is full. Reading SPI_RXR register clears this bit.					
2	Clock Phase	Read/Write	0 = Data changes on trailing edge.					
2	Clock Fliase	Read/Wille	1 = Data changes on leading clock edge.					
1	Clock Polarity	Read/Write	0 = Non-inverted, clock idles low (modes 0, 2).					
ı	Clock Folanty	Reau/Wille	1 = Inverted, clock idles high (modes 1, 3).					
0) Enable Read/Write		0 = Disable SPI function.					
U	Lilable	i Neau/Wille	1 = Enable SPI function.					

[#] Access is bit specific. Refer to the register detail for additional information.



Configuration Register

The configuration block contains 1 register. This register must not be changed while the block is enabled. Note that the SPI Configuration register is located in bank 1 of the PSoC device's memory map.

19.2.4 SPI_CFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,29h	SPI_CFG	Clock Sel[2:0]			Bypass	SS_	SS_EN_	Int Sel	Slave	RW:00

The SPI Configuration Register (SPI_CFG) is used to configure the SPI.

Bits 7 to 5: Clock Sel [2:0]. Clock Selection. These bits determine the operating frequency of the SPI Master.

Bit 4: Bypass. This bit determines whether or not the inputs are synchronized to SYSCLK.

Bit 3: SS_. Slave Select. This bit determines the logic value of the SS_ signal when the SS_EN_ signal is asserted (SS_EN_ = 0).

Bit 2: SS_EN_. Slave Select Enable. This active low bit determines if the slave select (SS_) signal is driven internally. If it is driven internally, its logic level is determined by the SS_ bit. If it is driven externally, its logic level is determined by the external pin.

Bit 1: Int Sel. Interrupt Select. This bit selects which condition produces an interrupt.

Bit 0: Slave. This bit determines whether the block functions as a master or slave.

For additional information, refer to the SPI_CFG register on page 227.

19.2.4.1 SPI Configuration Register Definitions

Table 19-5. SPI Configuration Register Descriptions

Bit #	Name	Access	Mode	Description
				SYSCLK
				000b /2
				001b /4
				010b /8
7:5	Clock Sel	Read/Write	Master	011b / 16
				100b / 32
				101b /64
				110b / 128
				111b / 256
4	Bypass	Read/Write	Master/Slave	0 = All pin inputs are doubled, synchronized.
	Буразз	ixeau/wiite	iviastei/Siave	1 = Input synchronization is bypassed.
3	ss_	Read/Write	Slave	0 = Slave selected.
	33_	ixeau/wiite	Slave	1 = Slave not selected. Slave selection is determined from external SS_ pin.
2	SS EN	Read/Write	Slave	0 = Slave selection determined from SS_ bit.
	00_LIV_	Tread/Write	Olave	1 = Slave selection determined from external SS_ pin.
1	Int Sel	Read/Write	Master/Slave	0 = Interrupt on TX Reg Empty.
_ '	IIII Oei	Tread/Write	Waster/Olave	1 = Interrupt on SPI Complete.
0	Slave	Read/Write	Master/Slave	0 = Operates as a master.
	Olave	Tioda, Wille	Waster/Olave	1 = Operates as a slave.

19.2.5 Related Registers

■ IO_CFG1 Register on page 236.



19.3 Timing Diagrams


19.3.1 SPI Mode Timing

Figure 19-3 shows the SPI modes that are typically defined as 0, 1, 2, or 3. These mode numbers are an encoding of two control bits: Clock Phase and Clock Polarity.

Clock Phase indicates the relationship of the clock to the data. When the clock phase is '0', it means that the data is registered as an input on the leading edge of the clock and the next data is output on the trailing edge of the clock. When the clock phase is '1', it means that the next data is output on the leading edge of the clock and that data is registered as an input on the trailing edge of the clock.

Clock Polarity controls clock inversion. When clock polarity is set to '1', the clock idle state is high.

Figure 19-3. SPI Mode Timing





19.3.2 SPIM Timing

Enable/Disable Operation. As soon as the block is configured for SPIM, the primary output is the MSb or LSb of the Shift register, depending on the LSb First configuration in bit 7 of the Control register. The auxiliary output is '1' or '0', depending on the idle clock state of the SPI mode. This is the idle state.

Clock Generation. Figure 19-4 illustrates the SPIM input clocking scheme. The SYSCLK pin is an input into an eight-stage ripple divider that provides the baud rate selections. When the block is disabled, all internal state is held in a reset state.

When the Enable bit in the SPI_CR register is set, the reset is synchronously released and the clock generation is enabled. All eight taps from the ripple divider are selectable (/2, /4, /8, /16, /32, /64, /128, /256) from the Clock Sel bits in the SPI_CFG register. The selected divider tap is resynchronized to SYSCLK. The resulting clock is routed to all of the synchronous elements in the design.

When the block is disabled, the SCLK and MOSI outputs revert to their idle state. All internal state is reset (including CR0 status) to its configuration-specific reset state, except for DR0, DR1, and DR2, which are unaffected.




Figure 19-4. SPI Input Clocking



Normal Operation. Typical timing for an SPIM transfer is shown in Figure 19-5 and Figure 19-6. The user initially writes a byte to transmit when TX Reg Empty status is true. If no transmission is currently in progress, the data is loaded into the shifter and the transmission is initiated. The TX Reg Empty status is asserted again and the user is allowed to write the next byte to be transmitted to the TX Buffer register.

After the last bit is output, if TX Buffer data is available with one-half clock setup time to the next clock, a new byte transmission is initiated. An SPIM block receives a byte at the same time that it sends one. The SPI Complete or RX Reg Full can be used to determine when the input byte has been received.




Figure 19-5. Typical SPIM Timing in Mode 0 and 1






Figure 19-6. Typical SPIM Timing in Mode 2 and 3

Status Generation and Interrupts. There are four status bits in an SPI block: TX Reg Empty, RX Reg Full, SPI Complete, and Overrun.

TX Reg Empty indicates that a new byte can be written to the TX Buffer register. When the block is enabled, this status bit is immediately asserted. This status bit is cleared when the user writes a byte of data to the TX Buffer register. TX Reg Empty is a control input to the state machine and, if a transmission is not already in progress, the assertion of this control signal initiates one. This is the default SPIM block interrupt. However, an initial interrupt is not generated when the block is enabled. The user must write a byte to the TX Buffer register and that byte must be loaded into the shifter before interrupts generated from the TX Reg Empty status bit are enabled.

RX Reg Full is asserted on the edge that captures the eighth bit of receive data. This status bit is cleared when the user reads the RX Buffer register (DR2).

SPI Complete is an optional interrupt and is generated when eight bits of data and clock have been sent. In modes 0 and 1, this occurs one-half cycle after RX Reg Full is set; because in these modes, data is latched on the leading edge of the clock and there is an additional one-half cycle remaining to complete that clock. In modes 2 and 3, this occurs at the same edge that the receive data is latched. This signal may be used to read the received byte or it may be used by the SPIM to disable the block after data transmission is complete.




Overrun status is set if RX Reg Full is still asserted from a previous byte when a new byte is about to be loaded into the RX Buffer register. Because the RX Buffer register is imple-


mented as a latch, Overrun status is set one-half bit clock before RX Reg Full status.

See Figure 19-7 and Figure 19-8 for status timing relationships.


Figure 19-7. SPI Status Timing for Modes 0 and 1



SS Toggled on a Message Basis




SS Toggled on Each Byte











19.3.3 SPIS Timing


Enable/Disable Operation. As soon as the block is configured for SPI Slave and before enabling, the MISO output is set to idle at logic 1. The Enable bit must be set and the SS_asserted (either driven externally or forced by firmware programming) for the block to output data. When enabled, the primary output is the MSb or LSb of the Shift register, depending on the LSb First configuration in bit 7 of the Control register. The auxiliary output of the SPIS is always forced into tristate.

Since the SPIS has no internal clock, it must be enabled with setup time to any external master supplying the clock. Setup time is also required for a TX Buffer register write before the first edge of the clock or the first falling edge of SS_, depending on the mode. This setup time must be assured through the protocol and an understanding of the timing between the master and slave in a system.

When the block is disabled, the MISO output reverts to its idle 1 state. All internal state is reset (including CR0 status) to its configuration-specific reset state, except for DR0, DR1, and DR2, which are unaffected.

Normal Operation. Typical timing for an SPIS transfer is shown in Figure 19-9 and Figure 19-10. If the SPIS is primarily being used as a receiver, the RX Reg Full (polling only) or SPI Complete (polling or interrupt) status may be used to determine when a byte has been received. In this way, the SPIS operates identically with the SPIM. However, there are two main areas in which the SPIS operates differently: 1) SPIS behavior related to the SS_ signal, and 2) TX data queuing (loading the TX Buffer register).










Figure 19-10. Typical SPIS Timing in Modes 2 and 3

Slave Select (SS_, Active Low). Slave Select must be asserted to enable the SPIS for receive and transmit. There are two ways to do this:

- Drive the auxiliary input from a pin (selected by the Aux I/O Select bits in the output register). This gives the SPI master control of the slave selection in a multi-slave environment.
- SS_ may be controlled in firmware with register writes to the output register. When Aux I/O Enable = 1, Aux I/O Select bit 0 becomes the SS_ input. This allows the user to save an input pin in single-slave environments.

When SS_ is negated (whether from an external or internal source), the SPIS state machine is reset and the MISO output is forced to idle at logic 1. In addition, the SPIS ignores any incoming MOSI/SCLK input from the master.

Status Generation and Interrupts. There are four status bits in the SPIS block: TX Reg Empty, RX Reg Full, SPI Complete, and Overrun. The timing of these status bits are identical to the SPIM, with the exception of TX Reg Empty, which is covered in the section on TX data queuing.

Status Clear On Read. Refer to the same subsection in SPIM Timing on page 148.

TX Data Queuing. Most SPI applications call for data to be sent back from the slave to the master. Writing firmware to accomplish this requires an understanding of how the Shift register is loaded from the TX Buffer register.


All modes use the following mechanism: 1) If there is no transfer in progress, 2) if the shifter is empty, and 3) if data is available in the TX Buffer register, the byte is loaded into the shifter.

The only difference between the modes is that the definition of "transfer in progress" is slightly different between modes 0 and 1, and modes 2 and 3.




Figure 19-11 illustrates TX data loading in modes 0 and 1. A transfer in progress is defined to be from the falling edge of SS_to the point at which the RX Buffer register is loaded with the received byte. This means that to send a byte in the next transfer, it must be loaded into the TX Buffer register before the falling edge of SS_. This ensures a minimum setup time for the first bit, since the leading edge of the first SCLK must latch in the received data. If SS_ is not toggled between each byte or is forced low through the configuration register, the leading edge of SCLK is used to define the start of transfer. However, in this case, the user must provide the required setup time (one-half clock minimum before the leading edge) with a knowledge of system latencies and response times.

Figure 19-11. Mode 0 and 1 Transfer in Progress



SS Toggled on a Message Basis



SS Toggled on Each Byte





Figure 19-12 illustrates TX data loading in modes 2 and 3. In this case, a transfer in progress is defined to be from the leading edge of the first SCLK to the point at which the RX Buffer register is loaded with the received byte. Loading the shifter by the leading edge of the clock has the effect of providing the required one-half clock setup time, as the data is latched into the receiver on the trailing edge of the SCLK in these modes.

Figure 19-12. Mode 2 and 3 Transfer in Progress



20. Programmable Timer




This chapter presents the Programmable Timer and its associated registers. For a complete table of the programmable timer registers, refer to the Summary Table of the System Resource Registers on page 105. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 164.

20.1 Architectural Description

The device has three programmable timers (TIMER0, TIMER1, TIMER2). All three timers are individually controlled. The programmable timers are 16-bit down counters for the device. TIMER0 has a terminal count output. The timers have one configuration and two data registers associated with them. You start these timers by setting the START bit in their configuration registers (PT0_CFG, PT1_CFG, PT2_CFG). When started, the timers always start counting down from the value loaded into their data registers (PT*_DATA1, PT*_DATA0). The timers have a one-shot mode, in which the timers complete one full count cycle and stop. In one-shot mode the START bit in the configuration register is cleared after completion of one full count cycle. Setting the START bit restarts the timer.

Figure 20-1. Programmable Timer Block Diagram



20.1.1 Operation

When started, the programmable timer loads the value contained in its data registers and counts down to its terminal count of zero. The timers output an active high terminal count pulse for one clock cycle upon reaching the terminal count. The low time of the terminal count pulse is equal to the loaded decimal count value, multiplied by the clock period ($TC_{pw} = COUNT\ VALUE_{decimal}\ ^*\ CLK_{period}$). The period of the terminal count output is the pulse width of the terminal count, plus one clock period ($TC_{period} = TC_{pw}\ +\ CLK_{period}$). Refer to Figure 20-2 and Figure 20-3.

Only TIMER0 outputs this terminal count output. TIMER1 and TIMER2 do not have a terminal count output.

The timers work on either the 32 kHz clock or CPU clock. This clock selection is done using the CLKSEL bits in the respective configuration registers (PT0_CFG, PT1_CFG, PT2_CFG). Make clock selections before setting the START bit so that the timing is not affected and clock frequency does not change while the timer is running.

TIMER1 works on prescaled IMO clock (IMO-P) when the CSD_MODE bit in the CS_CR0 (0,A0) register is set to '1'. TIMER1 outputs the START signal, which used in the CapSense module during CSD mode. Refer to 12.1.1.4 Sigma Delta on page 85 for more details on CapSense CSD mode. When CSD_MODE is set to '0', it works on either the 32 kHz clock or CPU clock, depending on the CLKSEL bit setting.

Usage Note When Programmable Timer0 is used in "One shot" mode to wakeup the system, once the terminal count is reached the start bit is not cleared by the hardware as system clock is not available during the process of wakeup. After wakeup, the start bit should be cleared by the firmware. This applies only during sleep/wakeup process.



Figure 20-2. Continuous Operation Example





Figure 20-3. One-Shot Operation Example





20.2 Register Definitions

The following registers are associated with the Programmable Timer and are listed in address order. The register descriptions have an associated register table showing the bit structure for that register. The bits in the tables that are grayed out are reserved bits and are not detailed in the register descriptions that follow. Reserved bits must always be written with a value of '0'. For a complete table of programmable timer registers, refer to the Summary Table of the System Resource Registers on page 105.

20.2.1 PT0 CFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,B0h	PT0_CFG						CLKSEL	One Shot	START	RW:0

The Programmable Timer Configuration Register (PT0 CFG) configures the PSoC's programmable timer.

Bit 2: CLKSEL. This bit determines if the timer runs on the 32 kHz clock or CPU clock. If the bit is set to 1, the timer runs on the CPU clock, otherwise, the timer runs on the 32 kHz clock.

Bit 1: One Shot. This bit determines if the timer runs in one-shot mode or continuous mode. In one-shot mode the timer completes one full count cycle and terminates. Upon termination, the START bit in this register is cleared. In continuous mode, the timer reloads the count value each time upon completion of its count cycle and repeats.

Bit 0: START. This bit starts the timer counting from a full count. The full count is determined by the value loaded into the data registers. This bit is cleared when the timer is running in one-shot mode upon completion of a full count cycle.

For additional information, refer to the PT0_CFG register on page 188.

20.2.2 PT1_CFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,B3h	PT1_CFG						CLKSEL	One Shot	START	RW:0

The Programmable Timer Configuration Register (PT1 CFG) configures the PSoC's programmable timer.

Bit 2: CLKSEL. This bit determines if the timer runs on the 32 kHz clock or CPU clock. If the bit is set to 1, the timer runs on the CPU clock, otherwise, the timer runs on the 32 kHz clock.

Bit 1: One Shot. This bit determines if the timer runs in one-shot mode or continuous mode. In one-shot mode the timer completes one full count cycle and terminates. Upon termination, the START bit in this register is cleared. In continuous mode, the timer reloads the count value each time upon completion of its count cycle and repeats.

Bit 0: START. This bit starts the timer counting from a full count. The full count is determined by the value loaded into the data registers. This bit is cleared when the timer is running in one-shot mode upon completion of a full count cycle.

For additional information, refer to the PT1_CFG register on page 191.



20.2.3 PT2 CFG Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
0,B6h	PT2_CFG						CLKSEL	One Shot	START	RW:0

The Programmable Timer Configuration Register (PT2 CFG) configures the PSoC's programmable timer.

Bit 2: CLKSEL. This bit determines if the timer runs on the 32 kHz clock or CPU clock. If the bit is set to 1, the timer runs on the CPU clock, otherwise, the timer runs on the 32 kHz clock.

Bit 1: One Shot. This bit determines if the timer runs in one-shot mode or continuous mode. In one-shot mode the timer completes one full count cycle and terminates. Upon termination, the START bit in this register is cleared. In con-

tinuous mode, the timer reloads the count value each time upon completion of its count cycle and repeats.

Bit 0: START. This bit starts the timer counting from a full count. The full count is determined by the value loaded into the data registers. This bit is cleared when the timer is running in one-shot mode upon completion of a full count cycle.

For additional information, refer to the PT2_CFG register on page 192.

20.2.4 PTx DATA0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access		
0,B2h	PT0_DATA0		DATA[7:0]									
0,B5h	PT1_DATA0		DATA[7:0]									
0,B8h	PT2_DATA0		DATA[7:0]									

The Programmable Timer Data Register 0 (PT0_DATA0, PT1_DATA0, PT2_DATA0) holds the lower 8 bits of the programmable timer's count value.

Bits 7 to 0: DATA[7:0]. This is the lower byte of a 16-bit timer. The upper byte is in the corresponding PTxDATA1 register.

For additional information, refer to the PT0_DATA0 register on page 190, PT1_DATA0 register on page 190 and PT2_DATA0 register on page 190.

20.2.5 PTx DATA1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access		
0,B1h	PT0_DATA1		DATA[7:0]									
0,B4h	PT1_DATA1		DATA[7:0]									
0,B7h	PT2_DATA1				DATA	\ [7:0]				RW:00		

The Programmable Timer Data Register 1 (PT0_DATA1, PT1_DATA1, PT2_DATA1) holds the 8 bits of the programmable timer's count value

Bits 7 to 0: DATA[7:0]. This is the upper byte of a 16-bit timer. The lower byte is in the corresponding PTx_DATA0 register.

For additional information, refer to the PT0_DATA1 register on page 189, PT1_DATA1 register on page 189, and PT2_DATA1 register on page 189.

Section E: Registers



The Registers section discusses the registers of the PSoC device. It lists all the registers in mapping tables, in address order. For easy reference, each register is linked to the page of a detailed description located in the next chapter. This section encompasses the following chapter:

Register Reference chapter on page 164.

Register General Conventions

The register conventions specific to this section and the Register Reference chapter are listed in the following table:

Register Conventions

Convention	Description
Empty, grayed-out table cell	Illustrates a reserved bit or group of bits.
'x' before the comma in an address	Indicates the register exists in register bank 1 and register bank 2.
'x' in a register name	Indicates that there are multiple instances/address ranges of the same register.
R	Read register or bit(s).
W	Write register or bit(s).
0	Only a read/write register or bit(s).
L	Logical register or bit(s).
С	Clearable register or bit(s).
#	Access is bit specific.

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is also referred to as I/O space and is broken into two parts: Bank 0 (user space) and Bank 1 (configuration space). The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

Refer to the individual PSoC device data sheets for devicespecific register mapping information.

In CY8C20055 devices, registers corresponding to SPI are reserved and they should not be accessed.



Register Map Bank 0 Table: User Space

Z	(0, A	Acc	٦	Z	(0,E	Aco	P	Z	(0, A	Acc	P	Z	(0, A	Acc	Pa
Name	Addr (0,Hex)	Access	Page	Name	Addr (0,Hex)	Access	Page	Name	Addr (0,Hex)	Access	Page	Name	Addr (0,Hex)	Access	Page
PRT0DR	00	RW	165		40				80				C0		
PRT0IE	01	RW	166		41				81				C1		
	02		l		42				82				C2		
	03				43				83				C3		4
PRT1DR	04	RW	165		44				84				C4		
PRT1IE	05	RW	166		45 46				85 86				C5 C6		4
	06 07		ł		46				87				C7		ł
PRT2DR	08	RW	165		48				88			I2C_XCFG	C8	RW	193
PRT2IE	09	RW	166		49				89			I2C_XSTAT	C9	R	195
	0A				4A				8A			I2C ADDR	CA	RW	196
	0B		1		4B				8B			I2C_BP	СВ	R	197
PRT3DR	0C	RW	165		4C				8C			I2C_CP	CC	R	198
PRT3IE	0D	RW	166		4D				8D			CPU_BP	CD	RW	199
	0E		1		4E				8E			CPU_CP	CE	R	200
	0F				4F				8F			I2C_BUF	CF	RW	201
PRT4DR	10	RW	165		50				90			CUR_PP	D0	RW	202
PRT4IE	11	RW	166		51				91			STK_PP	D1	RW	203
	12		l		52				92				D2		4
	13				53				93			IDX_PP	D3	RW	204
	14				54				94			MVR_PP	D4	RW	205
	15		l		55				95 96			MVW_PP	D5	RW	206
	16 17				56 57				96			I2C_CFG I2C_SCR	D6 D7	RW #	207
	18		ł		58				98			I2C_SCR I2C_DR	D8	# RW	208 209
	19		ł		59				99			IZC_DK	D0	KVV	209
	1A				5A				9A			INT_CLR0	DA	RW	210
	1B		i		5B				9B			INT_CLR1	DB	RW	212
	1C		i		5C				9C			INT CLR2	DC	RW	213
	1D		1		5D				9D				DD		
	1E		1		5E				9E			INT_MSK2	DE	RW	214
	1F		1		5F				9F			INT_MSK1	DF	RW	215
	20		1		60			CS_CR0	A0	RW	178	INT_MSK0	E0	RW	216
	21			AMUX_CFG	61	RW	171	CS_CR1	A1	RW	179	INT_SW_EN	E1	RW	217
	22		l		62			CS_CR2	A2	RW	180	INT_VC	E2	RC	218
	23		l		63			CS_CR3	A3	RW	181	RES_WDT	E3	W	219
	24				64		171	CS_CNTL	A4	RW	182		E4		
	25				65		171	CS_CNTH	A5	RW	183		E5		4
	26		l		66		171	CS_STAT	A6	#	184		E6		4
	27 28		ł		67 68		171 171	CS_TIMER CS_SLEW	A7 A8	RW RW	185 186		E7 E8		4
SPI_TXR	29	W	167		68		171	PRS_CR	A9	RW	187		E9		ł
SPI_RXR	2A	R	168		6A		171	1110_011	AA	IXVV	107		EA		i i
SPI_CR	2B	#	169		6B		171		AB				EB		i
	2C		1	TMP DR0	6C	RW	231		AC				EC		i l
	2D		1	TMP DR1	6D	RW	231		AD				ED		1
	2E		1	TMP_DR2	6E	RW	231		AE				EE		1 1
	2F		1	TMP_DR3	6F	RW	231		AF				EF		1 1
	30		1		70			PT0_CFG	B0	RW	188		F0		
IDAC0_CODE	31	RW	170		71			PT0_DATA1	B1	RW	190		F1		
	32		l		72			PT0_DATA0	B2	RW	190		F2		
	33		l		73			PT1_CFG	B3	RW	191		F3		
	34				74			PT1_DATA1	B4	RW	190		F4		
	35				75			PT1_DATA0	B5	RW	190		F5		
	36				76			PT2_CFG	B6	RW	192	ODL/ 5	F6	5.	
	37			OMB BBC	77	ינ	470	PT2_DATA1	B7	RW	190	CPU_F	F7	RL	220
	38		•	CMP_RDC	78	#	172	PT2_DATA0	B8	RW	190		F8		4 I
	39		l	CMP_MUX CMP_CR0	79 74	RW	173		B9				F9		4 I
	3A 3B		1	CMP_CR0	7A 7B	RW RW	174 175		BA BB				FA FB		l l
	3C		1	CMP_CRT	7C	RW	175		BC				FC		1 1
	3D		1	OWII _LUT	7D	1700	177		BD			IDAC1 CODE	FD	RW	222
	JU		l		70				טט			יסעסי־פסחב	עו	1744	222

Gray fields are reserved.

Access is bit specific.



Name	Addr (0,Hex)	Access	Page	Name	Addr (0,Hex)	Access	Page	Name	Addr (0,Hex)	Access	Page	Name	Addr (0,Hex)	Access	Page
	3E				7E				BE			CPU_SCR1	FE	#	223
	3F				7F				BF		1	CPU SCR0	FF	#	224

Gray fields are reserved. # Access is bit specific.

Register Map Bank 1 Table: Configuration Space

				ble: Config				_	$\overline{}$	Þ		_	$\overline{}$	Þ	
Name	Addr (1,Hex)	Access	Page	Name	Addr (1,Hex)	Access	Page	Name	Addr (1,Hex)	Access	Page	Name	Addr (1,Hex)	Access	Page
PRT0DM0	00	RW	225		40	U)			80	6			CO	G	
PRT0DM1	01	RW	226		41		ł		81				C1		
THUBINI	02	1111	220		42		ł		82				C2		
	03				43		i		83				C3		
PRT1DM0	04	RW	225		44		1		84				C4		
PRT1DM1	05	RW	226		45		1		85				C5		
	06				46		1		86				C6		
	07				47		1		87				C7		
PRT2DM0	80	RW	225		48		1		88				C8		
PRT2DM1	09	RW	226		49		1		89				C9		
	0A				4A				8A				CA		
	0B				4B		l		8B				CB		
PRT3DM0	0C	RW	225		4C				8C				CC		
PRT3DM1	0D	RW	226		4D				8D				CD		
	0E				4E				8E				CE		
DDT4D440	0F	D\A/	200		4F				8F				CF		
PRT4DM0	10 11	RW	226 226		50 51		l		90 91			OUT DO	D0 D1	RW	232
PRT4DM1	12	RW	220		52				92			OUT_P0 ECO_ENBUS	D2	RW	232
	13				53		ł		93			ECO_ENBOS	D3	RW	234
	14				54		ł		94			LCO_TKIN	D3	IVV	234
	15				55				95				D5		
	16				56		i		96				D6		
	17				57		i		97				D7		
	18				58		1		98			MUX CR0	D8	RW	235
	19				59		1		99			MUX_CR1	D9	RW	235
	1A				5A		1		9A			MUX_CR2	DA	RW	235
	1B				5B		1		9B			MUX_CR3	DB	RW	235
	1C				5C				9C			IO_CFG1	DC	RW	236
	1D				5D		l		9D			OUT_P1	DD	RW	237
	1E				5E				9E			IO_CFG2	DE	RW	239
	1F				5F		l		9F			MUX_CR4	DF	RW	235
	20				60				A0			OSC_CR0	E0	RW	240
	21				61		l		A1			ECO_CFG	E1	#	241
	22				62 63				A2 A3			OSC_CR2 VLT_CR	E2 E3	RW RW	242
	24				64		ł		A3 A4			VLT_CMP	E4	R	243 244
	25				65		ł		A5			VLI_CIVIP	E5	K	244
	26				66				A6				E6		
	27				67		1		A7				E7		
	28				68		1		A8			IMO_TR	E8	W	245
SPI CFG	29	RW	227		69		1		A9			ILO TR	E9	W	246
_	2A				6A		1		AA			_	EA		
	2B				6B		1		AB			SLP_CFG	EB	RW	247
	2C			TMP_DR0	6C	RW	231		AC			SLP_CFG2	EC	RW	248
	2D			TMP_DR1	6D	RW	231		AD			SLP_CFG3	ED	RW	249
	2E			TMP_DR2	6E	RW	231		AE				EE		
	2F			TMP_DR3	6F	RW	231		AF			RO_TR	EF	RW	250
MISC_CR1	30	#	228		70				B0				F0		
	31				71				B1				F1		
	32				72				B2				F2		
	33				73				B3				F3		
	34				74				B4				F4		
	35		J		75		J		B5				F5		J

Gray fields are reserved # Access is bit specific.



Name	Addr (1,Hex)	Access	Page	Name	Addr (1,Hex)	Access	Page	Name	Addr (1,Hex)	Access	Page	Name	Addr (1,Hex)	Access	Page
	36	<u> </u>			76	·-			B6	•			F6	4.	
	37				77				В7			CPU_F	F7	RL	220
	38				78				B8			_	F8		
	39				79				В9				F9		
	3A				7A				BA			IDAC_SHLD_DFT	FA	RW	251
	3B				7B				BB				FB		
	3C				7C				BC			IDAC_BYPASS	FC	RW	252
	3D				7D			MISC_CR	BD	RW	232		FD		
	3E				7E				BE				FE		
	3F				7F				BF				FF		

Gray fields are reserved # Access is bit specific.

21. Register Reference



This chapter is a reference for all the PSoC device registers in address order, for Bank 0 and Bank 1. The most detailed descriptions of the PSoC registers are in the Register Definitions section of each chapter. The registers that are in both banks are incorporated with the Bank 0 registers, designated with an 'x', rather than a '0' preceding the comma in the address. Bank 0 registers are listed first and begin on page 165. Bank 1 registers are listed second and begin on page 225. A condensed view of all the registers is shown in the register mapping tables starting on page 160.

21.1 Maneuvering Around the Registers

For ease-of-use, this chapter has been formatted so that there is one register per page, although some registers use two pages. On each page, from top to bottom, there are four sections:

- 1. Register name and address (from lowest to highest).
- 2. Register table showing the bit organization, with reserved bits grayed out.
- 3. Written description of register specifics or links to additional register information.
- Detailed register bit descriptions. Document No. 001-79551 Rev. *BPSoC CY8C20xx7/S, CY8C20055 Technical Reference Manual

Use the register tables, in addition to the detailed register bit descriptions, to determine which bits are reserved. Reserved bits are grayed table cells and are not described in the bit description section. Reserved bits must always be written with a value of '0'. For all registers, an 'x' before the comma in the address field indicates that the register can be accessed or written to no matter what bank is used. For example, the M8C flag register's (CPU_F) address is 'x,F7h' meaning it is located in bank 0 and bank 1 at F7h.

21.2 Register Conventions

The following table lists the register conventions that are specific to this chapter.

Register Conventions

Convention	Example	Description
'x' in a register name	PRTxIE	Multiple instances/address ranges of the same register.
R	R:00	Read register or bit(s).
W	W:00	Write register or bit(s).
0	RO:00	Only a read/write register or bit(s).
L	RL:00	Logical register or bit(s).
С	RC:00	Clearable register or bit(s).
00	RW:00	Reset value is 0x00 or 00h.
XX	RW : XX	Register is not reset.
0,	0,04h	Register is in bank 0.
1,	1,23h	Register is in bank 1.
Х,	x,F7h	Register exists in register bank 0 and register bank 1.
Empty, grayed-out table cell		Reserved bit or group of bits, unless otherwise stated.



21.3 Bank 0 Registers

The following registers are all in bank 0 and are listed in address order. An 'x' before the comma in the register's address indicates that the register can be accessed in Bank 0 and Bank 1, independent of the XIO bit in the CPU_F register. Registers that are in both Bank 0 and Bank 1 are listed in address order in Bank 0. For example, the RDIxLT1 register has an address of x,B4h and is listed only in Bank 0 but is accessed in both Bank 0 and Bank 1.

21.3.1 PRTxDR

Port Data Registers

Individual Re	Individual Register Names and Addresses:									
PRT0DR: 0,00 PRT4DR: 0,10	•			PRT2DR :	0,08h	PRT3DR				
	7	6	5	4	3	2	1	0		
Access : POR	RW:00									
Bit Name	Data[7:0]									

These registers allow for write or read access, or the current logical equivalent, of pin voltage.

The upper nibble of the PRT4DR register returns the last data bus value when read. You need to mask it off before using this information. For additional information, refer to the Register Definitions on page 56 in the GPIO chapter.

Bit	Name	Description
7:0	Data[7:0]	Write value to port or read value from port. Reads return the state of the pin, not the value in the PRTxDR register.



21.3.2 **PRTxIE**

Port Interrupt Enable Registers

Individual Register Names and Addresses:

PRT0IE : 0,01h PRT4IE : 0,11h PRT1IE: 0,05h PRT2IE: 0,09h PRT3IE: 0,0Dh

	7	6	5	4	3	2	1	0
Access : POR		RW:00						
Bit Name		Interrupt Enables[7:0]						

These registers enable or disable interrupts from individual GPIO pins.

The upper nibble of the PRT4IE register returns the last data bus value when read and must be masked off before using this information. For additional information, refer to the Register Definitions on page 56 in the GPIO chapter.

Bit	Name	Description
7:0	Interrupt Enables[7:0]	These bits enable the corresponding port pin interrupt. Only four LSB are used since this port has four pins.
		 Port pin interrupt disabled for the corresponding pin. Port pin interrupt enabled for the corresponding pin. Interrupt mode is determined by the IOINT bit in the IO_CFG1 register.



21.3.3 SPI_TXR

SPI Transmit Data Register

Individual Register Names and Addresses:

SPI_TXR: 0,29h

	7	6	5	4	3	2	1	0
Access : POR				W	: 00			
Bit Name				Data	1[7:0]			

This register is the SPI's transmit data register.

For additional information, refer to the Register Definitions on page 143 in the SPI chapter.

Bit	Name	Description
7:0	Data[7:0]	Data for selected function.





21.3.4 SPI_RXR

SPI Receive Data Register

Individual Register Names and Addresses:

SPI_RXR: 0,2Ah

	7	6	5	4	3	2	1	0
Access : POR				R	: 00			
Bit Name		·		Data	a[7:0]			

This register is the SPI's receive data register.

For additional information, refer to the Register Definitions on page 143 in the SPI chapter.

Bit	Name	Description
7:0	Data[7:0]	Data for selected function.



21.3.5 SPI_CR

SPI Control Register

Individual Register Names and Addresses:

SPI_CR: 0,2Bh

	7	6	5	4	3	2	1	0
Access : POR	RW:0	R:0	R:0	R:1	R:0	RW:0	RW:0	RW:0
Bit Name	LSb First	Overrun	SPI Complete	TX Reg Empty	RX Reg Full	Clock Phase	Clock Polarity	Enable

This register is the SPI control register.

The LSb First, Clock Phase, and Clock Polarity bits are configuration bits. Do not change them once the block is enabled. These bits can be set at the same time that the block is enabled. For additional information, refer to the Register Definitions on page 143 in the SPI chapter.

Bit	Name	Description						
7	LSb First	Do not change this bit during an SPI transfer. Data is shifted out MSb first. Data is shifted out LSb first.						
6	Overrun	 No overrun has occurred. Overrun has occurred. Indicates that a new byte is received and loaded into the RX Buffer before the previous one is read. It is cleared on a read of this (CR0) register. 						
5	SPI Complete	 Indicates that a byte may still be in the process of shifting out, or no transmission is active. Indicates that a byte is shifted out and all associated clocks are generated. It is cleared on a read of this (CR0) register. Optional interrupt. 						
4	TX Reg Empty	Reset state and the state when the block is disabled is '1'. 1 Indicates that a byte is currently buffered in the TX register. 1 Indicates that a byte is written to the TX register and cleared on write of the TX Buffer (DR1) register. This is the default interrupt. This status is initially asserted on block enable; however, the TX Reg Empty interrupt occurs only after the first data byte is written and transferred into the shifter.						
3	RX Reg Full	 RX register is empty. A byte is received and loaded into the RX register. It is cleared on a read of the RX Buffer (DR2) register. 						
2	Clock Phase	Data is latched on the leading clock edge. Data changes on the trailing edge (modes 0, 1). Data changes on the leading clock edge. Data is latched on the trailing edge (modes 2, 3).						
1	Clock Polarity	 Non-inverted, clock idles low (modes 0, 2). Inverted, clock idles high (modes 1, 3). 						
0	Enable	SPI function is not enabled.SPI function is enabled.						



21.3.6 IDAC0_CODE

IDAC0 Code

Individual Register Names and Addresses:

IDAC0_CODE: 0,31h

	7	6	5	4	3	2	1	0
Access : POR					RW:00			
Bit Name					IDAC07D[6:0]	·		

This register is to set the IDAC0 code.

For additional information, refer to the Register Definitions on page 89 in CapSense Module chapter.

Bit	Name	Description	
6:0	IDAC07D[6:0]	IDAC0 code.	



21.3.7 AMUX_CFG

Analog Mux Configuration Register

Individual Register Names and Addresses:

AMUX_CFG: 0,61h

	7	6	5	4	3	2	1	0
Access : POR			RW:0				RW	√ : 0
Bit Name			PRX_MODE				INTCA	AP[1:0]

This register is used to configure the integration capacitor pin connections to the analog global bus.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 98 in the I/O Analog Mux chapter.

Bits	Name	Description
5	PRX_MODE	When this bit is set to 1, CS_CLK from Capsense counter logic block toggles regardless of the "EN" bit setting in CS_CR0 register. When this bit is 0 CS_CLK is gated by "EN" bit in CS_CR0 register. This bit is typically used in Proximity detection mode.
1:0	INTCAP[1:0]	Select pins to enable connection of external integration capacitor in the charge integration mode.
		00b Neither P0[3] or P0[1] enabled 01b P0[1] pin enabled 10b P0[3] pin enabled 11b Both P0[3] and P0[1] pins enabled



21.3.8 CMP_RDC

Comparator Read/Clear Register

Individual Register Names and Addresses:

CMP_RDC: 0,78h

		7	6	5	4	3	2	1	0
Access : P	OR			R:0	R:0			RC:0	RC:0
Bit Name				CMP1D	CMP0D			CMP1L	CMP0L

This register is used to read the state of the comparator data signal and the latched state of the comparator.

In the table above, reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 101 in the Comparators chapter.

Bit	Name	Description
5	CMP1D	Read only bit that returns the dynamically changing state of comparator 1. This bit reads zero whenever the comparator is disabled.
4	CMP0D	Read only bit that returns the dynamically changing state of comparator 0. This bit reads zero whenever the comparator is disabled.
1	CMP1L	This bit reads the latch output for comparator 1. It is cleared by either a write of '0' to this bit, or by a rising edge of the comparator 0 LUT, depending on the state of the CRST1 bit in the CMP_CR1 register.
0	CMP0L	This bit reads the latch output for comparator 0. It is cleared by either a write of '0' to this bit, or by a rising edge of the comparator 1 LUT, depending on the state of the CRST0 bit in the CMP_CR1 register.



21.3.9 CMP_MUX

Comparator Multiplexer Register

Individual Register Names and Addresses:

CMP_MUX: 0,79h

	7	6	5	4	3	2	1	0
Access : POR	ccess: POR RW: 0		RW:0		RW: 0		RW:0	
Bit Name	INP	1[1:0]	INN	1[1:0]	INP0[1:0]	INN0[1:0]	

This register contains control bits for input selection of comparators 0 and 1.

For additional information, refer to the Register Definitions on page 101 in the Comparators chapter.

Name	Description
INP1[1:0]	Comparator 1 Positive Input Select
	00b Analog Global Mux Bus
	01b Reserved
	10b P0[1] pin
	11b P0[3] pin
INN1[1:0]	Comparator 1 Negative Input Select
	00b VREF (1.0V)
	01b Ref Lo (approximately 0.6V)
	10b Ref Hi (approximately 1.2V)
	11b Reserved
INP0[1:0]	Comparator 0 Positive Input Select
	00b Analog Global Mux Bus
	01b Reserved
	10b P0[1] pin
	11b P0[3] pin
INN0[1:0]	Comparator 0 Negative Input Select
	00b VREF (1.0V)
	01b Ref Lo (approximately 0.6V)
	10b Ref Hi (approximately 1.2V)
	11b Reserved
	INP1[1:0] INN1[1:0] INP0[1:0]



21.3.10 CMP_CR0

Comparator Control Register 0

Individual Register Names and Addresses:

CMP_CR0:0,7Ah

	7	6	5	4	3	2	1	0
Access : POR				RW:0				RW:0
Bit Name				CMP1EN				CMP0EN

This register is used to enable and configure the input range of the comparators.

In the table above, reserved bits are grayed table cells and are not described in the bit description section below. Always write reserved bits with a value of '0'. For additional information, refer to the Register Definitions on page 101 in the Comparators chapter.

Bit	Name	Description					
4	CMP1EN	0 1	Comparator 1 disabled, powered off. Comparator 1 enabled.				
0	CMP0EN	0 1	Comparator 0 disabled, powered off. Comparator 0 enabled.				



21.3.11 CMP_CR1

Comparator Control Register 1

Individual Register Names and Addresses:

CMP_CR1:0,7Bh

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW:0	RW: 0	RW:0	RW: 0	RW:0	RW:0	RW:0
Bit Name	CINT1	CPIN1	CRST1	CDS1	CINT0	CPIN0	CRST0	CDS0

This register is used to configure the comparator output options.

For additional information, refer to the Register Definitions on page 101 in the Comparators chapter.

Bit	Name	Description
7	CINT1	This bit selects comparator 1 for input to the analog interrupt. Note that if both CINT1 and CINT0 are set high, a rising edge on either comparator output may cause an interrupt. Comparator 1 does not connect to the analog interrupt. Comparator 1 connects to the analog interrupt. A rising edge asserts that interrupt, if it is enabled in the INT_MSK0 register.
6	CPIN1	This bit selects the comparator 1 signal for possible connection to the GPIO pin. Connection to the pin also depends on the configuration of the OUT_P1 register. Select comparator 1 LUT output. Select comparator 1 Latch output.
5	CRST1	This bit selects the source for resetting the comparator 1 latch. Reset by writing a '0' to the CMP_RDC register's CMP1L bit. Reset by rising edge of comparator 0 LUT output.
4	CDS1	This bit selects the data output for the comparator 1 channel, for routing to the capacitive sense logic and comparator 1 interrupt. Select the comparator 1 LUT output. Select the comparator 1 latch output.
3	CINT0	This bit selects comparator 0 for input to the analog interrupt. Note that if both CINT1 and CINT0 are set high, a rising edge on either comparator output may cause an interrupt. Comparator 0 does not connect to the analog interrupt. Comparator 0 connects to the analog interrupt. A rising edge asserts that interrupt, if it is enabled in the INT_MSK0 register.
2	CPIN0	This bit selects the comparator 0 signal for possible connection to the GPIO pin. Connection to the pin also depends on the configuration of the OUT_P1 register. Select comparator 0 LUT output. Select comparator 0 Latch output.
1	CRST0	This bit selects the source for resetting the comparator 0 latch. Reset by writing a '0' to the CMP_RDC register's CMP0L bit. Reset by rising edge of comparator 1 LUT output.

(continued on next page)





21.3.11 CMP_CR1 (continued)

O CDSO This bit selects the data output for the comparator 0 channel, for routing to the capacitive sense logic and comparator 0 interrupt.

- O Select the comparator 0 LUT output.
- 1 Select the comparator 0 latch output.



21.3.12 CMP_LUT

Comparator LUT Register

Individual Register Names and Addresses:

CMP_LUT: 0,7Ch

	7	6	5	4	3	2	1	0
Access : PO	R	RV	V : 0			RV	V : 0	
Bit Name		LUT	1[3:0]			LUT	0[3:0]	

This register is used to select the logic function.

For additional information, refer to the Register Definitions on page 101 in the Comparators chapter.

Bits	Name	Description
7:4	LUT1[3:0]	Select 1 of 16 logic functions for output of comparator bus 1. A=Comp1 output, B=Comp0 output.
		Function
		0h FALSE
		1h A AND B
		$2h$ A AND \overline{B}
		3h A
		4h Ā AND B
		5h B
		6h A XOR B
		7h A OR B
		8h A NOR B
		9h A XNOR B
		Ah B
		Bh AOR \overline{B}
		Ch \overline{A}
		Dh \overline{A} OR B
		Eh A NAND B
		Fh TRUE
3:0	LUT0[3:0]	Select 1 of 16 logic functions for output of comparator bus 0. A=Comp0 output, B=Comp1 output.
		Function
		0h FALSE
		1h A AND B
		$2h$ A AND \overline{B}
		3h A
		3h <u>A</u> 4h A AND B
		5h B
		6h A XOR B
		7h A OR B
		8h A NOR B
		9h A XNOR B
		Ah B
		Bh A OR \overline{B}
		Ch Ā
		Dh $\overline{A}ORB$
		Eh A NAND B
		Fh TRUE





21.3.13 CS_CR0

CapSense Control Register 0

Individual Register Names and Addresses:

CS_CR0 : 0,A0h

	7	6	5	4	3	2	1	0
Access : POR	RW	: 0	RW:0	RW:0	RW: 0	RV	V : 0	RW:0
Bit Name	CSOU	Γ[1:0]	CSD_ PRSCLK	CSD_CS_ CLK	CSD_ MODE	MOD	DE[1:0]	EN

This register controls the operation of the CapSense counters.

Do not write bits [7:1] while the block is enabled. For additional information, refer to the Register Definitions on page 89 in the CapSense Module chapter.

Bit	Name	Description
7:6	CSOUT[1:0]	These bits select between a number of CapSense signals that can be driven to an output pin. 00b IN. 01b CS_INT. 10b COL. 11b COH.
5	CSD_PRSCLK	This bit selects between IMO-P or the PRS output as a clock source to drive the main capacitor switch. O Select IMO-P. Select PRS Output.
4	CSD_CS_CLK	This bit selects between IMO or IMO-P for the CapSense counters to work. Depending on this bit selection either IMO or IMO-P is sent as the source clock to the clock dividers which generate CS_CLK as shown in Figure 12-12 on page 88. O Select IMO. Select IMO-P.
3	CSD_MODE	This bit enables the CSD mode. When this bit is enabled, the TIMER1 block works on IMO-P (prescaled IMO) clock. This is also an enable for CapSense counters to toggle. Note: Once the CSD_MODE bit is enabled, the IMO-P clock is a free running divider clock that cannot be stopped and re-started. The IMO-P and the CPU clock are both derived from the IMO clock but the phase relationship between them is nondeterministic. Disable CSD mode. Programmable Timer1 works on either CPUCLK/CLK32, (depends on CLKSEL bit selection in PT1_CFG (0, B3h) register). Enable CSD mode. When this bit is set to 1, Programmable Timer1 works on IMO-P.
2:1	MODE[1:0]	CapSense Counter Mode. Ob Event Mode. Start in enable, stop on interrupt event. Olb Pulse Width Mode. Start on positive edge of next input. Stop on negative edge of input. Period Mode. Start on positive edge of input. Stop on next positive edge of input. Start in enable, continuous operation until disable.
0	EN	 Counting is stopped and all counter values are reset to zero. Counters are enabled for counting.





21.3.14 CS_CR1

CapSense Control Register 1

Individual Register Names and Addresses:

CS_CR1: 0,A1h

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW:	0	RW:0	RW: 0		RW:0	
Bit Name	CHAIN	CLKSEL[1:0]			INV	INSEL[2:0]		

This register contains additional CapSense system control options.

Never write to this register while the block is enabled. For additional information, refer to the Register Definitions on page 89 in the CapSense Module chapter.

Bit	Name	Description				
7	CHAIN	Counter chain control.				
		0 8-bit high/low counters operate independently.				
		1 High/low counters operate as a 16-bit synchronous block.				
6:5	CLKSEL[1:0]	CapSense clock (CSCLK) selection.				
	• •	00b IMO.				
		01b IMO/2.				
		10b IMO/4.				
		11b IMO/8.				
3	INV	Input invert.				
		0 Selected input is not inverted.				
		1 Selected input is inverted.				
2:0	INSEL[2:0]	Input selection.				
		000b Comparator 0.				
		001b ILO.				
		010b Comparator 1.				
		011b RO Timer Terminal Count.				
		100b Interval Timer.				
		101b RO Timer IRQ.				
		110b Analog Global Mux Bus.				
		111b '0'.				



21.3.15 CS_CR2

CapSense Control Register 2

Individual Register Names and Addresses:

CS_CR2: 0,A2h

	7	6	5	4	3	2	1	0
Access : POR		RW:0	RW: 0	RW:0	RW: 0	RW:0	RW:0	RW:0
Bit Name		IRANGE		IDAC_EN	CIN_EN	PXD_EN	CIP_EN	

This register contains additional CapSense system control options.

Bit	Name	Description
6	IRANGE	Bit scale the IDAC current output. The IDAC_D register sets the base current in the IDAC. 1 IDAC output scaled to 4x. 1 IDAC output scaled to 8x.
4	IDAC_EN	Bit provides manual connection of the IDAC to the analog global bus. The IDAC is automatically connected when RO_EN = 1 or PXD_EN = 1. No manual connection. IDAC is connected to analog global bus.
3	CIN_EN	 Negative charge integration disabled. Negative charge integration enabled. Selected sense pin(s) alternately connect to the analog global bus and ground. Clock rate is selected by the CLKSEL bits in the CS_CR1 register.
2	PXD_EN	 No clock to I/O pins. Enabled pins switch between ground and the analog global bus. Clock rate selected by the CLKSEL bits in the CS_CR1 register. Selected clock drives CapSense timer.
1	CIP_EN	 Positive charge integration disabled. Positive charge integration enabled. Reference buffer and integration capacitor pins alternately connect to analog global bus. Clock rate selected by the CLKSEL bits in the CS_CR1 register.





21.3.16 CS_CR3

CapSense Control Register 3

Individual Register Names and Addresses:

CS_CR3 : 0,A3h

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW:0	RW: 0	RW:0		RV	V : 0	
Bit Name	SHIELD_IO_E N[4]	REFMUX	REFMODE	REF_EN		SHIELD_	IO_EN[3:0]	

This register contains control bits primarily for the proximity detection algorithm and enable shield drive switches.

Bit	Name	Description
7	SHIELD_IO_EN[4]	This bit control connection between the SHIELD bus and the P1[2] pin. This bit when set high shield bus is connected to P1[2] pin.
6	REFMUX	This bit selects the reference voltage for the input of the reference buffer. Select REFHI (1.2V). Select VREF (1.0V).
5	REFMODE	This bit allows manual connection of the reference buffer output to the analog global bus. If either CI_EN = 1 or RO_EN = 1 in the CS_CR2 register, this bit has no effect (reference buffer connection is off or controlled by other settings). No connection. Reference buffer connected to the analog global bus.
4	REF_EN	This bit enables the reference buffer to drive the analog global bus. Reference buffer is disabled, powered down. Reference buffer is enabled. Connection to the analog global bus is controlled by the REF-MODE bit in this register, and by the CI_EN and RO_EN bits in the CS_CR2 register.
3:0	SHIELD_IO_EN[3:0]	Each bit controls the connection between the SHIELD bus and port pin. Any number of pins may be connected at the same time. SHIELD_IO_EN[0]: when set high shield bus is connected to P0[0] pin. SHIELD_IO_EN[1]: when set high shield bus is connected to P0[2] pin. SHIELD_IO_EN[2]: when set high shield bus is connected to P2[2] pin. SHIELD_IO_EN[3]: when set high shield bus is connected to P2[4] pin.





21.3.17 CS_CNTL

CapSense Counter Low Byte Register

Individual Register Names and Addresses:

CS_CNTL: 0,A4h

	7	6	5	4	3	2	1	0
Access : POR				RO	: 00			
Bit Name				Data	a[7:0]		·	

This register contains the current count for the low byte counter and is read only.

Bit	Name	Description
7:0	Data[7:0]	On a read of this register, the current count is returned. It may only be read when the counter is stopped. Note The counter must be stopped by the configured event. When the counter is disabled, the count is reset to 00h.





21.3.18 CS_CNTH

CapSense Counter High Byte Register

Individual Register Names and Addresses:

CS_CNTH: 0,A5h

	7	6	5	4	3	2	1	0
Access : POR		RO: 00						
Bit Name	·	Data[7:0]						

This register contains the current count value for the high byte counter and is read only.

Bit	Name	Description
7:0	Data[7:0]	On a read of this register, the current count is returned. It is only read when the counter is stopped. Note The counter must be stopped by the configured event. When the counter is disabled, the count is reset to 00h.





21.3.19 CS_STAT

CapSense Status Register

Individual Register Names and Addresses:

CS_STAT: 0,A6h

	7	6	5	4	3	2	1	0
Access : POR	RC:0	RC:0	RC:0	RC:0	RW:0	RW:0	RW:0	RW:0
Bit Name	INS	COLS	COHS	PPS	INM	COLM	СОНМ	PPM

This register controls the CapSense counter options.

Never modify the interrupt mask bits while the block is enabled. If a modification to bits 3 to 0 is necessary while the block is enabled, then pay close attention to ensure that the status bits 7 to 4, are not accidentally cleared. You do this by writing a '1' to all of the status bits when writing to the mask bits. For additional information, refer to the Register Definitions on page 89 in the CapSense Module chapter.

Bit	Name	Description
7	INS	Input Status.
		0 No event detected.
		A rising edge on the selected input was detected. Cleared by writing a '0' to this bit.
6	COLS	Counter Carry Out Low Status.
		0 No event detected.
		A carry out from low byte counter was detected. Cleared by writing a '0' back to this bit.
5	сонѕ	Counter Carry Out High Status.
		0 No event detected.
		A carry out from high byte counter was detected. Cleared by writing a '0' back to this bit.
4	PPS	Pulse Width/Period Measurement Status.
		No event detected.
		A pulse width or period measurement was completed. Cleared by writing a '0' back to this bit.
3	INM	Input Interrupt/Mask.
		0 Disabled.
		1 Input event is enabled to assert the block interrupt.
2	COLM	Counter Carry Out Low Interrupt Mask.
		0 Disabled.
		1 Counter carry out low is enabled to assert the block interrupt.
1	сонм	Counter Carry Out High Interrupt Mask.
		0 Disabled.
		1 Counter carry out high is enabled to assert the block interrupt.
0	PPM	Pulse Width/Period Measurement Interrupt Mask.
		0 Disabled.
		1 Completion of a pulse width or period measurement is enabled to assert the block interrupt.





21.3.20 CS_TIMER

CapSense Timer Register

Individual Register Names and Addresses:

CS_TIMER: 0,A7h

	7	6	5	4	3	2	1	0
Access : POR	RW:00				RW:00			
Bit Name	IDAC7D_SW			Ti	mer Count Value [6	:0]	·	

This register sets the timer count value.

Bit	Name	Description
7	IDAC7D_SW	IDAC7D_SW:
		0 - Single IDAC mode (Single 8-bit DAC mode)
		1 - DUAL IDAC mode (Two 7-bit DAC mode)
6:0	Timer Count Value[6:0]	Holds the timer count value.





21.3.21 CS_SLEW

CapSense Slew Control Register

Individual Register Names and Addresses:

CS_SLEW: 0,A8h

	7	6	5	4	3	2	1	0
Access : POR								RW:0
Bit Name								FS_EN

This register enables and controls a fast slewing mode for the relaxation oscillator.

Bit	Name	Description
0	FS_EN	Enable bit for the Fast Slew mode.
		0 Fast slew mode disabled.
		1 Fast slew mode enabled. After each relaxation oscillator transition, the relaxation oscillator
		runs with a higher current for a time controlled by the FastSlew bits.





21.3.22 PRS_CR

Pseudo Ransom Sequence and Prescaler Control Register

Individual Register Names and Addresses:

PRS_CR : 0,A9h

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW : 0'	RW : 0'	RW:0	RW: 0		RW:0	
Bit Name	CS_CLK_OUT	CS_CLK_INV	PRS_12BIT	PRS_EN	PRESCALE- BYP	PRE	SCALE_CLK_DI\	/[2:0]

This register controls the Prescaler and Pseudo Random Sequence generator output. For additional information, refer to the Register Definitions on page 89 in the CapSense Module chapter.

Bit	Name	Description
7	CS_CLK_OUT	This bit selects the CapSense clock (inversion or non-inversion depending on bit 6 setting) to be routed onto primary pin depending on the OUT_P1/OUT_P0 register selection. Route prescaler output or PRS output depending on CSD_PRSCLK in CS_CR0 when in CSD mode, or route clock based on CLKSEL bits in CS_CR1 register in normal CapSense mode to primary pins P1[2]/P0[7] depending on OUT_P1/OUT_P0 bit selections instead of normal CSOUT selections. See OUT_P1/OUT_P0 registers for details. Use CSOUT [1:0] selections as normal.
6	CS_CLK_INV	This bit allows you to route either CapSense clock or inversion of the CapSense clock onto pin. Inverted CapSense clock routes to pin (see bit 7). Non-inverted CapSense clock routes to pin (see bit 7).
5	PRS_12BIT	This bit allows selection between 8-bit PRS or 12-bit PRS output. MSB of 8-bit PRS is sent out. MSB of 12-bit PRS is sent out
4	PRS_EN	This bit is used to enable or disable the PRS block. O PRS is disabled. PRS block output is '0'. PRS is enabled and the bit 5 decides whether MSB of 12-bit PRS is sent out or MSB of 8-bit PRS is sent out.
3	PRESCALEBYP	This bit is used to bypass the prescaler and pass the input clock undivided onto the output. The output of the prescaler feeds the clock input to the PRS block. Divided clock is sent out of prescaler depending on bit [2:0] setting. Incoming IMO clock is sent out of prescaler without any division.
2:0	PRESCALE_CLK_DIV[2:0]	These bits allow for of one of eight frequencies of incoming IMO clock to be fed as input to PRS. Divides the input IMO clock by 2. Divides the input IMO clock by 4. Divides the input IMO clock by 8. Divides the input IMO clock by 16. Divides the input IMO clock by 32. Divides the input IMO clock by 64. Divides the input IMO clock by 128. Divides the input IMO clock by 256.





21.3.23 PT0_CFG

Programmable Timer 0 Configuration Register

Individual Register Names and Addresses:

PT0_CFG: 0,B0h

	7	6	5	4	3	2	1	0
Access : POR						RW:0	RW:0	RW:0
Bit Name						CLKSEL	One Shot	START

This register configures the programmable timer 0.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 158 in the Programmable Timer chapter.

Bit	Name	Description						
2	CLKSEL	This bit determines if the timer runs on the 32 kHz clock or CPU clock. If the bit is set to 1, the timer runs on the CPU clock, otherwise, the timer runs on the 32 kHz clock.						
1	One Shot	 Continuous count mode. Timer reloads the count value from the data registers upon each terminal count, and continues counting. One-shot mode. Timer goes through one complete count period and then stops. Upon completion, the START bit in this register is cleared. 						
0	START	Timer held in reset. Timer counts down from a full count determined from its data registers (PT_DATA1, PT_DATA0). When complete, it either stops or reloads and continues, based on the One Shot bit in this register. Usage Note When Programmable Timer0 is used in "One shot" mode to wakeup the system, once the terminal count is reached the start bit is not cleared by the hardware as system clock is not available during the process of wakeup. After wakeup, the start bit should be cleared by the firmware. This applies only during sleep/wakeup process.						





21.3.24 PTx_DATA1

Programmable Timers Data Register 1

Individual Register Names and Addresses:

PT0_DATA1:0,B1h

PT1_DATA1:0,B4h

PT2_DATA1 : 0,B7h

	7	6	5	4	3	2	1	0
Access : POR				RW	: 00			
Bit Name				DATA	A[7:0]			

These registers hold the eight bits of the programmable timer's count value for the device.

For additional information, refer to the Register Definitions on page 158 in the Programmable Timer chapter.

Bit	Name	Description
7:0	DATA[7:0]	This is the upper byte of a 16-bit timer. The lower byte is in the corresponding PTx_DATA0 register.





21.3.25 PTx_DATA0

Programmable Timers Data Register 0

Individual Register Names and Addresses:

PT2_DATA0: 0,B8h

	7	6	5	4	3	2	1	0
Access : POR				RW	: 00			
Bit Name				DAT	A[7:0]			

These registers provide the programmable timer with its lower eight bits of the count value.

For additional information, refer to the Register Definitions on page 158 in the Programmable Timer chapter.

Bit	Name	Description
7:0	DATA[7:0]	This is the lower byte of a 16-bit timer. The upper byte is in the corresponding PTxDATA1 register.



21.3.26 PT1_CFG

Programmable Timer 1 Configuration Register

Individual Register Names and Addresses:

PT1_CFG: 0,B3h

	7	6	5	4	3	2	1	0
Access : POR						RW:0	RW:0	RW:0
Bit Name						CLKSEL	One Shot	START

This register configures the programmable timer 1.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 158 in the Programmable Timer chapter.

Bit	Name	Description						
2	CLKSEL	This bit determines if the timer runs on the 32 kHz clock or CPU clock. If the bit is set to 1, the timer runs on the CPU clock, otherwise, the timer runs on the 32 kHz clock.						
1	One Shot	 Continuos count mode. Timer reloads the count value from the data registers upon each terminal count, and continues counting. One-shot mode. Timer goes through one complete count period and then stops. Upon completion, the START bit in this register is cleared. 						
0	START	Timer held in reset. Timer counts down from a full count determined from its data registers (PT_DATA1, PT_DATA0). When complete, it either stops or reloads and continues, based on the One Shot bit in this register. Usage Note When Programmable Timer0 is used in "One shot" mode to wakeup the system, once the terminal count is reached the start bit is not cleared by the hardware as system clock is not available during the process of wakeup. After wakeup, the start bit should be cleared by the firmware. This applies only during sleep/wakeup process.						





21.3.27 PT2_CFG

Programmable Timer 2 Configuration Register

Individual Register Names and Addresses:

PT2_CFG: 0,B6h

	7	6	5	4	3	2	1	0
Access : POR						RW:0	RW:0	RW:0
Bit Name						CLKSEL	One Shot	START

This register configures the programmable timer 2.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 158 in the Programmable Timer chapter.

Bit	Name	Description
2	CLKSEL	This bit determines if the timer runs on the 32 kHz clock or CPU clock. If the bit is set to 1, the timer runs on the CPU clock, otherwise, the timer runs on the 32 kHz clock.
1	One Shot	 Continuous count mode. Timer reloads the count value from the data registers upon each terminal count, and continues counting. One-shot mode. Timer goes through one complete count period and then stops. Upon completion, the START bit in this register is cleared.
0	START	Timer held in reset. Timer counts down from a full count determined from its data registers (PT_DATA1, PT_DATA0). When complete, it either stops or reloads and continues, based on the One Shot bit in this register. Usage Note When Programmable Timer0 is used in "One shot" mode to wakeup the system, once the terminal count is reached the start bit is not cleared by the hardware as system clock is not available during the process of wakeup. After wakeup, the start bit should be cleared by the firmware. This applies only during sleep/wakeup process.



21.3.28 I2C_XCFG

I²C Extended Configuration Register

Individual Register Names and Addresses:

I2C_XCFG: 0,C8h

	7	6	5	4	3	2	1	0
Access : POR	RW: 80		RW: 80	RW: 80	RW: 80		RW: 80	RW: 80
Bit Name	CSR_CLK_EN		FORCE_NAC K_MODE	FORCE_NAC K	No BC Int		Buffer Mode	HW Addr EN

This register configures enhanced features. The Enable bit (bit 0) of the I2C_CFG (0,D6h) register should be set to 1 for the I2C enhanced features to work.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Always write reserved bits with a value of '0'. For additional information, refer to the Register Definitions on page 118 in the I2C Slave chapter.

Bit	Name	Description
7	CSR_CLK_EN	This bit is used for gating system clock for the blocks core logic interface. Clock is made available to the core logic only when this bit is set to 1. If not active, the blocks core logic does not receive the system clock.
5	FORCE_NACK_MODE	This bit is used to select the FORCE_NACK mode. When '1', FORCE_NACK mode is engaged at the next possible byte boundary. When '0', the FORCE_NACK mode is engaged at the next STOP condition on the I2C bus.
4	FORCE_NACK	This bit must be set the CPU to engage the FORCE_NACK mode.
3	No BC Int	In compatibility mode, every received or transmitted byte generates a Byte Complete Interrupt. This is also true in buffered mode regardless of whether the bus is stalled or not. Note When this bit is set to a '1', A BC interrupt is not enabled for any data byte that is automatically ACKed (i.e., does not require the bus to stall). A BC interrupt is always generated upon any stall so the CPU takes the appropriate action. When the bit is set, it is possible to implement packet transfers without CPU intervention by enabling an interrupt upon the Stop detect.

(continued on next page)





21.3.28 I2C_XCFG (continued)

1 Buffer Mode

This bit determines the operation mode of the enhanced buffer module. The following table describes the available modes.

Buffer Mode	Name	Description
0	Compatible	There is no buffering in the default compatibility mode. The I2C bus is stalled upon every received or transmitted byte, including address bytes. The CPU is required to process the interrupt and write or read the data and status as required to continue the operation.
1	EZI2C	The I2C slave appears as a 32-byte RAM interface to an external master. A specific protocol must be followed, in which the master controls the RAM pointer for both read and write operations. The I2C bus is never stalled. Receive ACKs are automatically generated. The CPU is responsible for putting valid data into the RAM for external reads, and for reading received data.

0 HW Addr En

When this bit is set to a '1', hardware address compare is enabled. When enabled, bit 3 in the I2C_SCR register is not set. Upon a compare, the address is automatically ACKed, and upon a mismatch, the address is automatically NAKed and the hardware reverts to an idle state waiting for the next Start detection. You must configure the compare address in the I2C_ADDR register. When this bit is a '0', bit 3 of the I2C_SCR register is set and the bus stalls, and the received address is available in the I2C_DR register to enable the CPU to do a firmware address compare. The functionality of this bit is independent of the data buffering mode.



21.3.29 I2C_XSTAT

I²C Extended Status Register

Individual Register Names and Addresses:

I2C_XSTAT: 0,C9h

	7	6	5	4	3	2	1	0
Access : POR	R:0	R:0	R:0			R:0	R:0	R:0
Bit Name	EZ_SLAVE_B USY	EZ_I2C_WR_ STATUS	EZ_I2C_RD_S TATUS			READY_TO_N ACK	Dir	Slave Busy

This register reads enhanced feature status.

When the bits of the I2C_XCFG register are left in their reset state, the block is in compatibility mode and this register is not in use. In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Always write reserved bits with a value of '0'. For additional information, refer to the Register Definitions on page 118 in the I2C Slave chapter.

Bit	Name	Description
7	EZ_SLAVE_BUSY	This bit is set upon a address match and is reset upon a start, repeated start or a stop signal. Note This is applicable only in buffer mode.
6	EZ_I2C_WR_STATUS	This bit will be SET if current I2C transaction by host is a write operation. On reset the value of this bit will be 1. This bit gets cleared when CPU writes a '0'. This bit is valid only after the address phase is completed. Note This is applicable only in buffer mode.
5	EZ_I2C_RD_STATUS	This bit will be SET if current I2C transaction by host is a read operation. On reset the value of this bit will be 0. This bit gets cleared when CPU writes a '0'. This bit is valid only after the address phase is completed. Note This is applicable only in buffer mode.
2	READY_TO_NACK	This status bit indicates that the FORCE_NACK mode has been engaged by the I2C slave. If FORCE_NACK Mode is set during Bus Idle state or before an address match event, this bit will be set immediately. Other wise the behavior is defined by FORCE_NACK mode bit.
1	Dir	This bit indicates the direction of the current transfer. A '1' indicates a master read, and a '0' indicates a master write. It is only valid when the Slave Busy bit (bit 0) is set to a '1'.
0	Slave Busy	This bit is set upon a hardware compare and is reset upon the following stop signal. Poll this bit to determine when the slave is busy and the buffer module is being accessed.





21.3.30 I2C_ADDR

I²C Slave Address Register

Individual Register Names and Addresses:

I2C_ADDR: 0,CAh

	7	6	5	4	3	2	1	0
Access : POR					RW:00			
Bit Name				·	Slave Address[6:0]			

This register holds the slave's 7-bit address.

When hardware address compare mode is not enabled in the I2C_XCFG register, this register is not in use. In the table above, note that the reserved bit is a grayed table cell and not described in the bit description section below. Always write reserved bits with a value of '0'. For additional information, refer to the Register Definitions on page 118 in the I2C Slave chapter.

Bit	Name	Description
6:0	Slave Address[6:0]	These seven bits hold the slave's own device address.





21.3.31 I2C_BP_EZ_CFG

I²C Base Address Pointer Register

Individual Register Names and Addresses:

I2C_BP_EZ_CFG : 0,CBh

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW:0	RW:0			R:00		
Bit Name	EZ_RD_IE	EZ_WR_IE	CLK_STRETC H_EN		12	C Base Pointer[4:	0]	

This register contains the base address value of the RAM data buffer and is read only.

Bit	Name	Description
7	EZ_RD_IE	Interrupt enable for EZ_RD_STATUS
6	EZ_WR_IE	Interrupt enable for EZ_WR_STATUS
5	CLK_STRETCH_EN	This bit configures the clock stretch mode during sleep to wakeup transition. When '1', the slave stretches the I2C clock during the sleep to wakeup transition and releases the clock after the device wakes up and CPU sets the ACK bit. When '0', the slave NACKs any I2C transactions addressed to the device during the sleep to wakeup transition time.
4:0	I2C Base Pointer[4:0]	In the EZI2C protocol, the first data byte after the slave address transaction in write mode is the base address for subsequent reads and writes and it is transferred directly into this register. If the desired transaction is a master write to the slave, subsequent bytes are written to the RAM buffer starting with this address and auto incremented (see I2C_CP register). In case of a read, a Start or Restart must be issued and the read location starts with this address and again subsequent read addresses are auto incremented as pointed to by the I2C_CP register value. The value of this register is modified only at the beginning of every I2C write transaction. The I2C register must be applied to the register in the first but of data after the place is address in
		master must always supply a value for this register in the first byte of data after the slave's address in a given write transaction. If performing reads, the master need not set the value of this register. The current value of this register is also used directly for reads.





21.3.32 I2C_CP

I²C Current Address Pointer Register

Individual Register Names and Addresses:

I2C_CP: 0,CCh

	7	6	5	4	3	2	1	0
Access : POR						R:00		
Bit Name					12	C Current Pointer[1:0]	

This register contains the current address value of the RAM data buffer and is read only.

Bit	Name	Description
4:0	I2C Current Pointer[4:0]	This register gets set at the same time and with the same value as the I2C_BP_EZ_CFG Register. After each completed data byte of the current I2C transaction, the value of this register is incremented by one. The value is saturated when it reaches 31. The value of this register always determines the location that read or write data comes from or is written to. This register is set to the value contained in the I2C_BP_EZ_CFG Register on every start condition detected in the bus.





21.3.33 CPU_BP

CPU Base Address Pointer Register

Individual Register Names and Addresses:

CPU_BP: 0,CDh

	7	6	5	4	3	2	1	0		
Access : POR				RW:00						
Bit Name					C	PU Base Pointer[4	:0]			

This register contains the base address value of the RAM data buffer.

Bit	Name	Description
4:0	CPU Base Pointer[4:0]	This register value is completely controlled by I/O writes by the CPU. Firmware routines must set this register. As with the I2C_BP, the value of this register sets the starting address for the data location being written or read. When this register is written, the current address pointer, CPU_CP, is also updated with the same value. CPU_CP rolls over to 'h0 if CPU access beyond the buffer boundary of 'h1F. The first read or write from/to the I2C_ BUF register start at this address. The location of the data in subsequent read or writes is determined by the CPU_CP register value, which auto increments after each read or write. Firmware makes certain that the slave device always has valid data or the data is read before overwritten.





21.3.34 CPU_CP

CPU Current Address Pointer Register

Individual Register Names and Addresses:

CPU_CP: 0,CEh

	7	6	5	4	3	2	1	0		
Access : POR				R:00						
Bit Name				CP	U Current Pointer	[4:0]				

This register is a pointer into the RAM buffer for CPU reads and writes and is read only.

Bit	Name	Description
4:0	CPU Current Pointer[4:0]	This register is set at the same time and with the same value as the CPU_BP Register. Whenever the I2C BUF Register is written or read, the CPU CP increments automatically.





21.3.35 I2C_BUF

I²C Data Buffer Register

Individual Register Names and Addresses:

I2C_BUF : 0,CFh

	7	6	5	4	3	2	1	0		
Access : POR	OR RW: 00									
Bit Name		Data Buffer [7: 0]								

This register is the CPU read/write interface to the data buffer.

Bit	Name	Description
7:0	Data Buffer[7:0]	The I2C Data Buffer Register (I2C_BUF) is the CPU read/write interface to the data buffer. Whenever this register is read, the data at the location pointed to by the CPU current pointer (CPU_CP) is returned. Similarly, whenever this register is written, the data is transferred to the buffer and written at the location pointed to by the CPU current pointer (CPU_CP). Whenever this register is read, without initializing the RAM contents either through the I2C or CPU interface, no valid value is returned.



21.3.36 CUR_PP

Current Page Pointer Register

Individual Register Names and Addresses:

CUR_PP : 0,D0h

	7	6	5	4	3	2	1	0
Access : POR							RW:0	
Bit Name							Page Bits[2:0]	

This register is used to set the effective SRAM page for normal memory accesses in a multi-SRAM page PSoC device. It is only used when a device has more than one SRAM page.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 42 in the RAM Paging chapter.

Bit	Name	Description						
2:0	Page Bits[2:0]	Bits determine which SRAM page is used for generic SRAM access. See the RAM Paging chapter on page 39 for more information.						
		000b SRAM Page 0 001b SRAM Page 1 010b SRAM Page 2						
		011b SRAM Page 3 100b SRAM Page 4						
		101b SRAM Page 5						
		110b SRAM Page 6						
		111b SRAM Page 7						



21.3.37 STK_PP

Stack Page Pointer Register

Individual Register Names and Addresses:

STK_PP: 0,D1h

	7	6	5	4	3	2	1	0
Access : POR							RW:0	
Bit Name							Page Bits[2:0]	

This register is used to set the effective SRAM page for stack memory accesses in a multi-SRAM page PSoC device. It is only used when a device has more than one SRAM page.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 42 in the RAM Paging chapter.

Bit	Name	Description							
2:0	Page Bits[2:0]	Bits determine which SRAM page is used to hold the stack. See the RAM Paging chapter on page 39 for more information.							
		000b SRAM Page 0							
		001b SRAM Page 1							
		010b SRAM Page 2							
		011b SRAM Page 3							
		100b SRAM Page 4							
		101b SRAM Page 5							
		110b SRAM Page 6							
		111b SRAM Page 7							



21.3.38 IDX_PP

Indexed Memory Access Page Pointer Register

Individual Register Names and Addresses:

IDX_PP: 0,D3h

	7	6	5	4	3	2	1	0
Access : POR							RW:0	
Bit Name							Page Bits[2:0]	

This register is used to set the effective SRAM page for indexed memory accesses in a multi-SRAM page PSoC device.

This register is only used when a device has more than one page of SRAM. In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 42 in the RAM Paging chapter.

2:0	Name	Description							
	Page Bits[2:0]	Bits determine which SRAM page an indexed memory access operates on. See the Register Definitions on page 42 for more information on when this register is active.							
		000b SRAM Page 0							
		001b SRAM Page 1							
		010b SRAM Page 2							
		011b SRAM Page 3							
		100b SRAM Page 4							
		101b SRAM Page 5							
		110b SRAM Page 6							
		111b SRAM Page 7							



21.3.39 MVR_PP

MVI Read Page Pointer Register

Individual Register Names and Addresses:

MVR_PP: 0,D4h

	7	6	5	4	3	2	1	0
Access : POR		RW:0						
Bit Name							Page Bits[2:0]	

This register is used to set the effective SRAM page for MVI read memory accesses in a multi-SRAM page PSoC device.

This register is only used when a device has more than one page of SRAM. In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 42 in the RAM Paging chapter.

Bit	Name	Description						
2:0	Page Bits[2:0]	Bits determine which SRAM page an MVI Read instruction operates on.						
		000b SRAM Page 0 001b SRAM Page 1 010b SRAM Page 2 011b SRAM Page 3 100b SRAM Page 4 101b SRAM Page 5 110b SRAM Page 6 111b SRAM Page 7						



21.3.40 MVW_PP

MVI Write Page Pointer Register

Individual Register Names and Addresses:

MVW_PP: 0,D5h

	7	6	5	4	3	2	1	0
Access : POR		RW:0						
Bit Name							Page Bits[2:0]	

This register is used to set the effective SRAM page for MVI write memory accesses in a multi-SRAM page PSoC device.

This register is only used when a device has more than one page of SRAM. In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 42 in the RAM Paging chapter.

Bit	Name	Description						
2:0	Page Bits[2:0]	Bits determine which SRAM page an MVI Write instruction operates on.						
		000b SRAM Page 0 001b SRAM Page 1 010b SRAM Page 2 011b SRAM Page 3 100b SRAM Page 4 101b SRAM Page 5 110b SRAM Page 6 111b SRAM Page 7						



21.3.41 I2C_CFG

I²C Configuration Register

Individual Register Names and Addresses:

I2C_CFG: 0,D6h

	7	6	5	4	3	2	1	0
Access : POR		RW:0	RW:0	RW:0	RW:0		RW:0	
Bit Name		PSelect	BUS_ERROR _IE	Stop IE	Clock Rate[1:0]		Enable	

This register is used to set the basic operating modes, baud rate, and interrupt selection.

Bit	Name	Description					
6	P Select	I2C Pin Select. 0 P1[5] and P1[7]. 1 P1[0] and P1[1]. Note Read the I2C Slave chapter for a discussion of the side effects of choosing the P1[0] and P1[1] pair of pins.					
5	BUS_ERROR_IE	Bus Error Interrupt Enable. An interrupt is generated on the detection of a bus error condition. Note This bit is NA for CY8C20xx7/S, CY8C20055.					
4	Stop IE	Stop Interrupt Enable. 0 Disabled. 1 Enabled. An interrupt is generated on the detection of a Stop condition.					
3:2	Clock Rate[1:0]	 100K Standard Mode. 400K Fast Mode. 50K Standard Mode. Reserved. 					
0	Enable	0 Disabled.1 Enabled.					



21.3.42 I2C_SCR

I²C Status and Control Register

Individual Register Names and Addresses:

I2C_SCR: 0,D7h

	7	6	5	4	3	2	1	0
Access : POR	RC:0		RC:0	RW:0	RC:0	RW:0	RC: 0	RC:0
Bit Name	Bus Error		Stop Status	ACK	Address	Transmit	LRB	Byte Complete

This register is used by the slave to control the flow of data bytes and to keep track of the bus state during a transfer.

Bits in this register are held in reset until one of the enable bits in I2C_CFG is set. In the table above, note that the reserved bit is a grayed table cell and not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 118 in the I2C Slave chapter.

Bit	Name	Description						
7	Bus Error	O Status bit. It must be cleared by firmware by writing a '0' to the bit position. It is never cleared by the hardware. A misplaced Start or Stop condition was detected. Note This bit is not applicable in CY8C20xx7/S, CY8C20055.						
5	Stop Status	 Status bit. It must be cleared by firmware with a write of '0' to the bit position. It is never cleared by the hardware. A Stop condition was detected. 						
4	ACK	Acknowledge Out. Bit is automatically cleared by hardware upon a Byte Complete event. NACK the last received byte. ACK the last received byte						
3	Address	O Status bit. It must be cleared by firmware with a write of '0' to the bit position. The received byte is a slave address.						
2	Transmit	Bit is set by firmware to define the direction of the byte transfer. Any Start detect or a write to the Start or Restart generate bits when operating in master mode also clears the bit. O Receive mode. 1 Transmit mode.						
1	LRB	Last Received Bit. The value of the 9 th bit in a Transmit sequence, which is the acknowledge bit from the receiver. Any Start detect or a write to the Start or Restart generate bits when operating in master mode also clears the bit. O Last transmitted byte was ACKed by the receiver. Last transmitted byte was NAKed by the receiver.						
0	Byte Complete	Transmit/Receive Mode: 0 No completed transmit/receive since last cleared by firmware. Any Start detect or a write to the Start or Restart generate bits when operating in master mode also clears the bit. Transmit Mode: 1 Eight bits of data have been transmitted and an ACK or NACK has been received. Receive Mode: 1 Eight bits of data have been received.						





21.3.43 I2C_DR

I²C Data Register

Individual Register Names and Addresses:

I2C_DR: 0,D8h

	7	6	5	4	3	2	1	0		
Access : POR	: POR RW: 00									
Bit Name		Data[7:0]								

This register provides read/write access to the Shift register. Note Only applicable in Compatibility Mode.

This register is read only for received data and write only for transmitted data. For additional information, refer to the Register Definitions on page 118 in the I2C Slave chapter.

Bit	Name	Description
7:0	Data[7:0]	Read received data or write data to transmit.





21.3.44 INT_CLR0

Interrupt Clear Register 0

Individual Register Names and Addresses:

INT_CLR0:0,DAh

	7	6	5	4	3	2	1	0
Access : POR	RW: 0	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0
Bit Name	I2C	Sleep	SPI	GPIO	Timer0	CapSense	Analog	V Monitor

This register enables the individual interrupt sources' ability to clear posted interrupts.

When bits in this register are read, a '1' is returned for every bit position that has a corresponding posted interrupt. When bits in this register are written with a '0' and ENSWINT is not set, posted interrupts are cleared at the corresponding bit positions. If there is no posted interrupt, there is no effect. When bits in this register are written with a '1' and ENSWINT is set, an interrupt is posted in the interrupt controller.

For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.

Bit	Name	Description
7	I2C	Read 0 No posted interrupt for I2C.
		Read 1 Posted interrupt present for I2C.
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for I2C.
6	Sleep	Read 0 No posted interrupt for sleep timer.
		Read 1 Posted interrupt present for sleep timer.
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for sleep timer.
5	SPI	Read 0 No posted interrupt for SPI.
		Read 1 Posted interrupt present for SPI.
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for SPI.
4	GPIO	Read 0 No posted interrupt for general purpose inputs and outputs (GPIO) (pins).
		Read 1 Posted interrupt present for GPIO (pins).
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for general purpose inputs and outputs (pins).

(continued on next page)





21.3.44 INT_CLR0 (continued)

3	Timer0	Read 0 No posted interrupt for Timer. Read 1 Posted interrupt present for Timer. Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 Post an interrupt for Timer.
2	CapSense	Read 0 No posted interrupt for CapSense. Read 1 Posted interrupt present for CapSense. Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 No effect. Write 1 AND ENSWINT = 1 Post an interrupt for CapSense.
1	Analog	Read 0 No posted interrupt for Analog. Read 1 Posted interrupt present for Analog. Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 Post an interrupt for Analog.
0	V Monitor	Read 0 No posted interrupt for Supply Voltage Monitor. Read 1 Posted interrupt present for Supply Voltage Monitor. Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 Post an interrupt for Supply Voltage Monitor.





21.3.45 INT_CLR1

Interrupt Clear Register 1

Individual Register Names and Addresses:

INT_CLR1: 0,DBh

	7	6	5	4	3	2	1	0
Access : POR							RW:0	RW:0
Bit Name							Timer2	Timer1

This register is used to enable the individual interrupt sources' ability to clear posted interrupts.

When bits in this register are read, a '1' is returned for every bit position that has a corresponding posted interrupt. When bits in this register are written with a '0' and ENSWINT is not set, posted interrupts are cleared at the corresponding bit positions. If there is no posted interrupt, there is no effect. When bits in this register are written with a '1' and ENSWINT is set, an interrupt is posted in the interrupt controller.

For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.

Bit	Name	Description
1	Timer2	Read 0 No posted interrupt for Timer2.
•	THICLE	Read 1 Posted interrupt present for Timer2.
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for Timer2.
0	Timer1	Read 0 No posted interrupt for Timer1
		Read 1 Posted interrupt present for Timer1.
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for Timer1.





21.3.46 INT_CLR2

Interrupt Clear Register 2

This register is used to enable the individual interrupt sources' ability to clear posted interrupts.

When bits in this register are read, a '1' is returned for every bit position that has a corresponding posted interrupt. When bits in this register are written with a '0' and ENSWINT is not set, posted interrupts are cleared at the corresponding bit positions. If there is no posted interrupt, there is no effect. In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. When bits in this register are written with a '1' and ENSWINT is set, an interrupt is posted in the interrupt controller. For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.





21.3.47 INT_MSK2

Interrupt Mask Register 2

This register enables the individual sources' ability to create pending interrupts.

When an interrupt is masked off, the mask bit is '0'. The interrupt continues to post in the interrupt controller. Clearing the mask bit only prevents a posted interrupt from becoming a pending interrupt. In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.





21.3.48 INT_MSK1

Interrupt Mask Register 1

Individual Register Names and Addresses:

INT_MSK1:0,DFh

	7	6	5	4	3	2	1	0
Access : POR							RW:0	RW:0
Bit Name							Timer2	Timer1

This register enables the individual sources' ability to create pending interrupts.

When an interrupt is masked off, the mask bit is '0'. The interrupt continues to post in the interrupt controller. Clearing the mask bit only prevents a posted interrupt from becoming a pending interrupt.

For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.

Bit	Name	Description					
1	Timer2	0 Mask Timer2 interrupt.1 Unmask Timer2 interrupt.					
0	Timer1	0 Mask Timer1 interrupt. 1 Unmask Timer1 interrupt.					



21.3.49 INT_MSK0

Interrupt Mask Register 0

Individual Register Names and Addresses:

INT_MSK0: 0,E0h

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0
Bit Name	I2C	Sleep	SPI	GPIO	Timer0	CapSense	Analog	V Monitor

This register enables the individual sources' ability to create pending interrupts.

When an interrupt is masked off, the mask bit is '0'. The interrupt continues to post in the interrupt controller. Clearing the mask bit only prevents a posted interrupt from becoming a pending interrupt. For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.

Bit	Name	Desc	cription
7	I2C	0	Mask I2C interrupt.
		1	Unmask I2C interrupt.
6	Sleep	0	Mask Sleep interrupt.
		1	Unmask Sleep interrupt.
5	SPI	0	Mask SPI interrupt.
		1	Unmask SPI interrupt.
4	GPIO	0	Mask GPIO interrupt.
		1	Unmask GPIO interrupt.
3	Timer0	0	Mask Timer0 interrupt.
		1	Unmask Timer0 interrupt.
2	CapSense	0	Mask CapSense interrupt.
		1	Unmask CapSense interrupt.
1	Analog	0	Mask Analog interrupt.
	-	1	Unmask Analog interrupt.
0	V Monitor	0	Mask Voltage Monitor interrupt.
		1	Unmask Voltage Monitor interrupt.



21.3.50 INT_SW_EN

Interrupt Software Enable Register

Individual Register Names and Addresses:

INT_SW_EN: 0,E1h

		7	6	5	4	3	2	1	0
Acce	ess : POR								RW:0
Bit N	lame								ENSWINT

This register is used to enable software interrupts.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.

Bit	Name	Descr	iption
0	ENSWINT	0	Disable software interrupts.
		1	Enable software interrupts.





21.3.51 INT_VC

Interrupt Vector Clear Register

Individual Register Names and Addresses:

INT_VC: 0,E2h

	7	6	5	4	3	2	1	0
Access : POR				RC	: 00			
Bit Name		·		Pending Ir	nterrupt[7:0]	·		

This register returns the next pending interrupt and clears all pending interrupts when written.

For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.

Bit	Name	Description
7:0	Pending Interrupt[7:0]	Read Returns vector for highest priority pending interrupt. Write Clears all pending and posted interrupts.





21.3.52 RES_WDT

Reset Watchdog Timer Register

Individual Register Names and Addresses:

RES_WDT: 0,E3h

	7	6	5	4	3	2	1	0
Access : POR				W	: 00			
Bit Name				WDSL_	Clear[7:0]			

This register is used to clear the watchdog timer alone, or clear both the watchdog timer and the sleep timer together.

For additional information, refer to the Register Definitions on page 75 in the Sleep and Watchdog chapter.

Bit	Name	Description
7:0	WDSL_Clear[7:0]	Any write clears the watchdog timer. A write of 38h clears both the watchdog and sleep timers.





21.3.53 CPU_F

M8C Flag Register

Individual Register Names and Addresses:

CPU_F: x,F7h

	7	6	5	4	3	2	1	0
Access : POR	R	L:0		RL:0		RL:0	RL:0	RL:0
Bit Name	PgMo	ode[1:0]		XIO		Carry	Zero	GIE

This register provides read access to the M8C flags.

The AND f, expr; OR f, expr; and XOR f, expr flag instructions are used to modify this register. In the table above, note that the reserved bit is a grayed table cell and is not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 32 in the M8C chapter and the Register Definitions on page 48 in the Interrupt Controller chapter.

Bit	Name	Description						
7:6	PgMode[1:0]	O0b Direct Address mode and Indexed Address mode operands are referred to RAM Page 0, regardless of the values of CUR_PP and IDX_PP. Note that this condition prevails upon entry to an Interrupt Service Routine when the CPU_F register is cleared.						
		O1b Direct Address mode instructions are referred to Page 0. Indexed Address mode instructions are referred to the RAM page specified by the stack page pointer, STK_PP.						
		10b Direct Address mode instructions are referred to the RAM page specified by the current page pointer, CUR_PP. Indexed Address mode instructions are referred to the RAM page specified by the index page pointer, IDX PP.						
		Direct Address mode instructions are referred to the RAM page specified by the current page pointer, CUR_PP. Indexed Address mode instructions are referred to the RAM page specified by the stack page pointer, STK_PP.						
4	XIO	 Normal register address space. Extended register address space. Primarily used for configuration. 						
2	Carry	Set by the M8C CPU Core to indicate whether there has been a carry in the previous logical/arithmetic operation. O No carry.						
(contin	auad an navt naga)	1 Carry.						
(CONTII	nued on next page)							





21.3.53 CPU_F (continued)

1	Zero	Set by the tic opera	he M8C CPU Core to indicate whether there was a zero result in the previous logical/arithmetation.
		0	Not equal to zero.
		1	Equal to zero.
0	GIE	0	M8C does not process any interrupts.
		1	Interrupt processing enabled.





21.3.54 IDAC1_CODE

Current DAC Data Register

Individual Register Names and Addresses:

IDAC1_CODE : 0,FDh

	7	6	5	4	3	2	1	0
Access : POR				RW	<i>t</i> : 00			
Bit Name		·		IDAC1_0	CODE[7:0]			

This register specifies the 8-bit multiplying factor that determines the output IDAC current.

For additional information, refer to the Register Definitions on page 89 in the CapSense Module chapter.

Bits	Name	Description
7:0	IDAC1_CODE[7:0]	This is an 8-bit value that selects the number of current units that combine to form the IDAC current. This current then drives the analog mux bus when IDAC mode is enabled. For example, a setting of 80h means that the charging current is 128 current units. The current size also depends on the IRANGE setting in the CS_CR2 register. This setting supplies the charging current for the relaxation oscillator. This current and the external capacitance connected to the analog global bus determines the RO frequency.
		This register is also used to set the charging current in the proximity detect mode.
		Step size is approximately 251 nA/bit for default IRANGE state 00b at 30°C.
		00h Smallest current.
		•
		FFh Largest current.





21.3.55 CPU_SCR1

System Status and Control Register 1

Individual Register Names and Addresses:

CPU_SCR1: x,FEh

	7	6	5	4	3	2	1	0
Access : POR	R:0			RV	V : 0			RW:0
Bit Name	IRESS			SLIM	IO[1:0]			IRAMDIS

This register is used to convey the status and control of events related to internal resets and watchdog reset.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 132 in the System Resets chapter.

Bit	Name	Description					
7	IRESS	This bit i	s read only.				
		0	Boot phase only executed once.				
		1	Boot phase occurred multiple times.				
4:3	SLIMO[1:0]		its set the frequency range for the IMO. Note When changing from the default setting, the onding trim value must be loaded into the IMO_TR register for highest frequency accuracy. CY8C20xx7/S, CY8C20055				
		00	12				
		01	6				
		10	24				
		11	Reserved				
0	IRAMDIS	0	SRAM is initialized to 00h after POR, XRES, and WDR.				
		1	Addresses 03h - D7h of SRAM Page 0 are not modified by WDR.				





21.3.56 CPU_SCR0

System Status and Control Register 0

Individual Register Names and Addresses:

CPU_SCR0: x,FFh

	7	6	5	4	3	2	1	0
Access : POR	R:0		RC:0	RC : 1	RW:0			RW:0
Bit Name	GIES		WDRS	PORS	Sleep			STOP

This register is used to convey the status and control of events for various functions of a PSoC device.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 132 in the System Resets chapter.

Bit	Name	Description
7	GIES	Global Interrupt Enable Status. It is recommended that the user read the Global Interrupt Enable Flag bit from the CPU_F register on page 220. This bit is read only for GIES. Its use is discouraged, as the Flag register is now readable at address x,F7h (read only).
5	WDRS	Watchdog Reset Status. This bit may not be set by user code; however, it may be cleared by writing a '0'. No watchdog reset has occurred. Watchdog reset has occurred.
4	PORS	Power On Reset Status. This bit may not be set by user code; however, it may be cleared by writing a '0'. Power on reset has not occurred and watchdog timer is enabled. Is set after external reset or power on reset.
3	Sleep	Set by the user to enable the CPU sleep state. CPU remains in Sleep mode until any interrupt is pending. Normal operation. Sleep.
0	STOP	 M8C is free to execute code. M8C is halted and is only cleared by POR, XRES, or WDR.



21.4 Bank 1 Registers

The following registers are all in bank 1 and are listed in address order. Registers that are in both Bank 0 and Bank 1 are listed in address order in the section titled Bank 0 Registers on page 165.

21.4.1 PRTxDM0

Port Drive Mode Bit Registers 0

Individual Reg	gister Name	es and Addres	ses:					
PRT0DM0 : 1,00 PRT4DM0 : 1,10		PRT1DM0 : 1	,04h	PRT2DM0	: 1,08h	PRT3DM	10 : 1,0Ch	
	7	6	5	4	3	2	1	0
Access : POR				RW	: 00			
Bit Name				Drive Mo	de 0[7:0]			

This register is one of two registers where the combined value determines the unique drive mode of each bit in a GPIO port.

In register PRTxDM0 there are four possible drive modes for each port pin. Two mode bits are required to select one of these modes, and these two bits are spread into two different registers (PRTxDM0 and PRTxDM1 on page 226). The bit position of the effected port pin (for example, Pin[2] in Port 0) is the same as the bit position of each of the two Drive Mode register bits that control the drive mode for that pin (for example, bit[2] in PRT0DM0 and bit[2] in PRT0DM1). The two bits from the two registers are treated as a group. These are referred to as DM1 and DM0, or together as DM[1:0].

All drive mode bits are shown in the sub-table below ([10] refers to the combination (in order) of bits in a given bit position); however, this register only controls the *least significant bit (LSb)* of the drive mode.

The upper nibble of the PRT4DM0 register returns the last data bus value when read. You need to mask it off prior to using this information. For additional information, refer to the Register Definitions on page 56 in the GPIO chapter.

Bit	Name	Description							
7:0	Drive Mode 0[7:0]	Bit 0 of	f the drive mode, for e	each of 8-port pins, f	for a GPIO port.				
		[1 0] 0 0 b 0 1 b 1 0 b 1 1 b	Pin Output High Resistive Strong High Z High Z	Pin Output Low Strong Strong High Z Strong	Reset state. Digital input disabled for zero power. I2C compatible mode. For digital inputs, use this mode with data bit (PRTxDR register) set high.				

Note A bold digit in the table above signifies that the digit is used in this register.



21.4.2 PRTxDM1

Port Drive Mode Bit Registers 1

Individual Register Names and Addresses:

PRT1DM1:1,01h PRT1DM1:1,05h PRT2DM1:1,09h PRT3DM1:1,00h

PRT4DM1: 1,11h

	7	6	5	4	3	2	1	0
Access : POR				RW	: FF			
Bit Name				Drive Mo	ode 1[7:0]			

This register is one of three registers where the combined value determines the unique drive mode of each bit in a GPIO port.

In register PRTxDM1 there are four possible drive modes for each port pin. Two mode bits are required to select one of these modes, and these two bits are spread into two different registers (PRTxDM1 and PRTxDM0 on page 225). The bit position of the effected port pin (for example, Pin[2] in Port 0) is the same as the bit position of each of the two Drive Mode register bits that control the drive mode for that pin (for example, bit[2] in PRT0DM0 and bit[2] in PRT0DM1). The two bits from the two registers are treated as a group. These are referred to as DM1 and DM0, or together as DM[1:0].

All drive mode bits are shown in the sub-table below ([10] refers to the combination (in order) of bits in a given bit position); however, this register only controls the most significant bit (MSb) of the drive mode.

The upper nibble of the PRT4DM1 register returns the last data bus value when read. You need to mask it off before using this information. For additional information, refer to the Register Definitions on page 56 in the GPIO chapter.

Bit	Name	Description						
7:0	Drive Mode 1[7:0]	Bit 1 of	f the drive mode, for	each of 8-port pins, f	for a GPIO port.			
		[10] 0 0b 0 1b	Pin Output High Resistive Strong	Pin Output Low Strong Strong	Notes			
		1 0b 1 1b	High Z High Z	High Z Strong	Reset state. Digital input disabled for zero power. I2C compatible mode. For digital inputs, use this mode with data bit (PRTxDR register) set high.			

Note A bold digit in the table above signifies that the digit is used in this register.



21.4.3 SPI_CFG

SPI Configuration Register

Individual Register Names and Addresses:

SPI_CFG: 1,29h

	7	6	5	4	3	2	1	0
Access : POR		RW: 0		RW:0	RW:0	RW:0	RW:0	RW:0
Bit Name		Clock Sel [2:0]		Bypass	SS_	SS_EN_	Int Sel	Slave

This register is used to configure the SPI.

Do not change the values in this register while the block is enabled. For additional information, refer to the Register Definitions on page 143 in the SPI chapter.

Bit	Name	Description
7:5	Clock Sel [2:0]	SYSCLK in Master mode. 000b
		1110 / 230
4	Bypass	Bypass Synchronization. O All pin inputs are doubled and synchronized. Input synchronization is bypassed.
3	ss_	Slave Select in Slave mode. Slave selected. Slave not selected.
2	SS_EN_	Internal Slave Select Enable. Slave selection determined from SS_ bit. Slave selection determined from external SS_ pin.
1	Int Sel	Interrupt Select. 0 Interrupt on TX Reg Empty. 1 Interrupt on SPI Complete.
0	Slave	Operates as a master. Operates as a slave.



21.4.4 MISC_CR1

Misc Control Register 1

Individual Register Names and Addresses:

MISC_CR1: 1,30h

	7	6	5	4	3	2	1	0
Access : POR						RC:0	RW:0	RW:0
Bit Name						Reserved	Reserved	Reserved

Reserved use.



21.4.5 PMAx_WA

PSoC Memory Arbiter Write Address Registers

Individual Register Names and Addresses:

PMA0_WA : 1,34h PMA4_WA : 1,38h PMA8_WA : 1,44H PMA12_WA : 1,48H		PMA1_WA : 1,35h PMA5_WA : 1,39h PMA9_WA : 1,45H PMA13_WA : 1,49h		PMA2_WA : 1,36h PMA6_WA : 1,3Ah PMA10_WA : 1,46H PMA14_WA : 1,4Ah		PMA3_WA : 1,37h PMA7_WA : 1,3Bh PMA11_WA : 1,47H PMA15_WA : 1,4Bh		
	7	6	5	4	3	2	1	0
Access : POR		RW: 00						
Bit Name		Write Address[7:0]						

These registers are PSoC Memory Arbiter write address registers.

Bit	Name	Description
7:0	Write Address[7:0]	The value returned when this register is read depends on whether the PMA channel is being used by the M8C.



21.4.6 PMAx_RA

PSoC Memory Arbiter Read Address Registers

Individual Register Names and Addresses:

PMA0_RA : 1,3Ch PMA4_RA : 1,40h PMA8_RA : 1,4Ch PMA12_RA : 1,50h		PMA1_RA : 1,3Dh PMA5_RA : 1,41h PMA9_RA : 1,4Dh PMA13_RA : 1,51h		PMA2_RA : 1,3Eh PMA6_RA : 1,42h PMA10_RA : 1,4Eh PMA14_RA : 1,52h		PMA3_RA : 1,3Fh PMA7_RA : 1,43h PMA11_RA : 1,4Fh PMA15_RA : 1,53h		
	7	6	5	4	3	2	1	0
Access : POR		RW: 00						
Bit Name	Read Address[7:0]							

These registers are PSoC Memory Arbiter read address registers.

Bit	Name	Description
7:0	ReadAddress[7:0]	The value returned when this register is read depends on whether the PMA channel is being used by the M8C.





21.4.7 TMP_DRx

Temporary Data Registers

Individual Register Names and Addresses:									
TMP_DR0: x,6Ch		TMP_DR1: x,6Dh		TMP_DR2 : x,6Eh		TMP_DR3:x,6Fh			
	7	6	5	4	3	2	1	0	
Access : POR	RW:00								
Bit Name	Data[7:0]								

These registers enhance the performance in multiple SRAM page PSoC devices.

All bits in this register are reserved for PSoC devices with 256 bytes of SRAM. For additional information, refer to the Register Definitions on page 42 in the RAM Paging chapter.

Bit	Name	Description
7:0	Data[7:0]	General purpose register space



21.4.8 OUT_P0

Output Override to Port 0 Register

Individual Register Names and Addresses:

OUT_P0: 1,D1h

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW:0	RW:0	RW:0				
Bit Name	P0P7D	P0P7EN	P0P4D	P0P4EN				

This register enables specific internal signals to output to Port 0 pins.

The GPIO drive modes must be specified to support the desired output mode (registers PRT1DM1 and PRT1DM0). If a pin is enabled for output by a bit in this register, the corresponding signal has priority over any other internal function that may be configured to output to that pin.

For additional information, refer to the Register Definitions on page 110 in the Digital Clocks chapter.

Bit	Name	Description						
7	P0P7D	Select Main system clock (SYSCLK). Select either CapSense Output signal (CS_OUT is selected by CS_OUT[1:0] bits in CS_CR0 register) or CapSense clock depending upon bit 7 in PRS_CR register.						
6	P0P7EN	This bit enables pin P0 [7] for output of the signal selected by P0P7D. No internal signal output to P0 [7]. Output the signal selected by P0P7D on to P0[7].						
5	P0P4D	 Select Timer Output (TIMEROUT) Select CLK32 Note: During sleep mode these outputs will not be passed through P0[4]. 						
4	P0P4EN	This bit enables pin P0 [4] for output of the signal selected by P0P4D. No internal signal output to P0 [4]. Output the signal selected by P0P4D on to P0[4].						



21.4.9 **ECO_ENBUS**

External Oscillator ENBUS Register

Individual Register Names and Addresses:

ECO_ENBUS: 1,D2h

	7	6	5	4	3	2	1	0
Access : POR							RW : 7	
Bit Name							ECO_ENBUS[2:0]	

The ECO_ENBUS register is used to disable and enable the external crystal oscillator (ECO). In the table above, note that reserved bits are grayed table cells and are not described in the bit description section. Reserved bits should always be written with a value of '0'. See the Application Overview on page 68 for the proper sequence for enabling the ECO.

Bits	Name	Description
2:0	ECO_ENBUS[2:0]	These bits should be written with a value of 011b to allow the ECO to be enabled by bits in the ECO_CFG register, or a value of 111b (default) to disable the ECO. Other values in this register are reserved.



21.4.10 ECO_TRIM

External Oscillator Trim Register

Individual Register Names and Addresses:

ECO_TRIM: 1,D3h

	7	6	5	4	3	2	1	0
Access : POR					RW:4		RV	V : 1
Bit Name					ECO_XGM[2:0]		ECO_	LP[1:0]

This register trims the external oscillator gain and power settings.

These settings in this register should not be changed from their default state.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 98 in the I/O Analog Multiplexer chapter.

Bits	Name	Description
4:2	ECO_XGM[2:0]	These bits set the amplifier gain. The high power mode (ECO_LPM=0) step size of the current source is approximately 400 nA. In low power mode (ECO_LPM=1), the overall power is approximately 5% lower with the '000' setting than with the '111' setting. 000 Highest gain setting. Lowest power setting in low power mode. 111 Lowest gain setting. 101 Default value.
1:0	ECO_LP[1:0]	These regulate low power mode settings. O Highest Power Setting. Lowest power setting (30% power reduction). Default value.



21.4.11 MUX_CRx

Analog Mux Port Bit Enable Registers

Individual Register Names and Addresses:

MUX_CR4:1,DFh

	7	6	5	4	3	2	1	0
Access : POR		RW:00						
Bit Name		ENABLE[7:0]						

This register is used to control the connection between the analog mux bus and the corresponding pin.

Port 4 is a 4-bit port, so the upper 4 bits of the MUX_CR4 register are reserved and return zeros when read.

For additional information, refer to the Register Definitions on page 98 in the I/O Analog Multiplexer chapter.

Bits	Name	Description
7:0	ENABLE[7:0]	Each bit controls the connection between the analog mux bus and the corresponding port pin. For example, MUX_CR2[3] controls the connection to bit 3 in Port 2. Any number of pins may be connected at the same time. O No connection between port pin and analog mux bus. Connect port pin to analog mux bus.





21.4.12 IO_CFG1

Input/Output Configuration Register 1

Individual Register Names and Addresses:

IO_CFG1:1,DCh

	7	6	5	4	3	2	1	0
Access : POR	RW:0		R\	W : 0	RW:0	RW:0	RW:0	RW:0
Bit Name	StrongP		Ran	Range[1:0]		SPICLK_ ON_P10	REG_EN	IO INT

This register is used to configure the Port 1 output regulator and set the interrupt mode for all GPIO.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 56 in the GPIO chapter.

Name	Description						
StrongP	Setting this bit increases the drive strength and edge ratio for high outputs.						
Range[1:0]	Selects the high output level for Port 1 outputs.						
	00 3.0 volts						
	01 3.0 volts						
	10 1.8 volts						
	11 2.5 volts						
P1-LOW_THRS	This bit reduces the threshold voltage of the P1 port input buffers so that there are no compatibility issues when Port 1 is communicating at regulated voltage levels. O Standard threshold of VIH, VIL						
	1 Reduce threshold of VIH, VIL						
SPICLK_ON_P10	When set to '1', the SPI clock is mapped to Port 1 pin 0. Otherwise, it is mapped to Port 1 pin 3.						
REG EN	Controls the regulator on Port 1 outputs.						
_	0 Regulator disabled, so Port 1 strong outputs drive to Vdd.						
	1 Regulator enabled, so Port 1 strong outputs drive to approximately 3V (for Vdd > 3V).						
IO INT	Sets the GPIO interrupt mode for all pins in the PSoC device. GPIO interrupts are also controlled at each pin by the PRTxIE registers, and by the global GPIO bit in the INT_MSK0 register. O GPIO interrupt configured for interrupt when pin is low. GPIO interrupt configured for interrupt when pin state changes from last time port was read.						
	StrongP Range[1:0] P1-LOW_THRS SPICLK_ON_P10 REG_EN						





21.4.13 OUT_P1

Output Override to Port 1 Register

Individual Register Names and Addresses:

OUT_P1: 1,DDh

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0
Bit Name	P16D	P16EN	P14D	P14EN	P12D	P12EN	P10D	P10EN

This register enables specific internal signals to be output to Port 1 pins.

The GPIO drive modes must be specified to support the desired output mode (registers PRT1DM1 and PRT1DM0). If a pin is enabled for output by a bit in this register, the corresponding signal has priority over any other internal function that may be configured to output to that pin.

For additional information, refer to the Register Definitions on page 110 in the Digital Clocks chapter.

Bit	Name	Description
7	P16D	Bit selects the data output to P1[6] when P16EN is high. In CY8C20x67 Timer Output and CLK32 are available on P0[4] as well, but outputs on P0[4] will not be passed through during sleep modes. Please refer to the OUT_P0 register for more details. O Select Timer output (TIMEROUT) Select CLK32
6	P16EN	Bit enables pin P1[6] for output of the signal selected by the P16D bit. No internal signal output to P1[6] Output the signal selected by P16D to P1[6]
5	P14D	Bit selects the data output to P1[4] when P14EN is high. DRIVE LOW Select Comparator 1 Output (CMP1)
4	P14EN	Bit enables pin P1[4] for output of the signal selected by the P14D bit. No internal signal output to P1[4] Output the signal selected by P14D to P1[4]
3	P12D	Bit selects the data output to P1[2] when P12EN is high. In CY8C20x67 SYSCLK and CapSense Output (CS_OUT) are available on P0[7] as well. Please refer OUT_P0 register for more details. Select Main System Clock (SYSCLK) Select either CapSense Output signal (CS_OUT is selected by CS_OUT[1:0] bits in CS_CR0 register) or CapSense clock depending upon bit 7 in PRS_CR register.
2	P12EN	Bit enables pin P1[2] for output of the signal selected by the P12D bit. No internal signal output to P1[2] Output the signal selected by P12D to P1[2]

(continued on next page)





21.4.13 OUT_P1 (continued)

1 P10D Bit selects the data output to P1[0] when P10EN is high.

Select Sleep Interrupt (SLPINT)
Select Comparator 0 Output (CMP0)

P10ENBit enables pin P1[0] for output of the signal selected by the P10D bit.

0 No internal signal output to P1[0]

1 Output the signal selected by P10D to P1[0]





21.4.14 IO_CFG2

Input/Output Configuration Register 2

Individual Register Names and Addresses:

IO_CFG2: 1,DEh

	7	6	5	4	3	2	1	0
Access : POR				RW:0			RV	V : 0
Bit Name				REG_LEVEL[2:0]			REG_CL	_OCK[1:0]

The Input/Output Configuration 2 Register (IO CFG2) selects output regulated supply and clock rates.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section. Reserved bits should always be written with a value of '0'. For additional information, refer to the IO_CFG2 Register on page 58 in the GPIO chapter.

Bits	Name	Description

5:3 REG_LEVEL[2:0]

These bits select output regulated supply

REG_LEVEL[2:0]	Approx. Regulated Supply (V)				
000	3	2.5	1.8		
001	3.1	2.6	1.9		
010	3.2	2.7	2.0		
011	3.3	2.8	2.1		
100	3.4	2.9	2.2		
101	3.5	3.0	2.3		
110	3.6	3.1	2.4		
111	3.7	3.2	2.5		

1:0 REG_CLOCK[1:0]

The Regulated I/O charge pump can operate with a maximum clock speed of 12 MHZ. The REG_CLOCK[1:0] bits select clocking options for the regulator. Setting REG_CLOCK[1:0] to '10' should be used with 24 MHz SYSCLK and '01' should be used with 6/12 MHz SYSCLK.

REG_CLOCK[1:0]	SYSCLK Clock Rate				
10	24 MHz				
01	6/12 MHz				



21.4.15 OSC_CR0

Oscillator Control Register 0

Individual Register Names and Addresses:

OSC_CR0: 1,E0h

	7	6	5	4	3	2	1	0
Access : POR	RW: 0	RW:0	RW: 0	RW	: 0		RW: 010b	
Bit Name	X32ON	Disable Buzz	No Buzz	Sleep	[1:0]		CPU Speed[2:0]	

This register is used to configure various features of internal clock sources and clock nets.

In the table above, note that the reserved bit is a grayed table cell and is not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 110 in the Digital Clocks chapter.

Bit	Name	Description					
7	X32ON	page 68 for the pro 0 The inter	oit for the external 32 kHz external crystal oscillator (ECO). See the Application Overview on 8 for the proper sequence for enabling the ECO. The internal 32 kHz oscillator is the source of the 32K clock. The external crystal oscillator is the source of the 32K clock.				
6	Disable Buzz	Buzz = 1, the Disa No effect Buzz is 6	to disable buzz during sleep. This bit has lower priority than the No Buzz bit. Therefore, if No 1, the Disable Buzz bit has no effect. No effect on buzz modes. Buzz is disabled during sleep, with bandgap powered down. No periodic wakeup of the bandgap during sleep.				
5	No Buzz	0 Buzz bar	t allows the bandgap to stay powered during sleep. Buzz bandgap during power down. Bandgap is always powered even during sleep.				
4:3	Sleep[1:0]	Sleep interval. For 32-k 00b 1.95 ms 01b 15.6 ms 10b 125 ms (11b 1s (1 Hz)	(512 Hz) 64 ms (1 (64 Hz) 512 ms (8 Hz) 4 s (0.24	15.6 Hz) (1.95 Hz) 14 Hz)			
2:0	CPU Speed[2:0]		IO 12 MHz IMO 1.5 MHz 3 MHz 6 MHz 12 MHz 12 MHz 12 MHz 750 kHz 2 375 kHz 93.7 kHz		(SYSCLK). SYSCLK is 12 MHz by, or driven from an external clock. External Clock EXTCLK/8 EXTCLK/4 EXTCLK/2 (Reset State) EXTCLK/1 EXTCLK/16 EXTCLK/32 EXTCLK/128 EXTCLK/256		



21.4.16 ECO_CFG

External Oscillator Trim Configuration Register

Individual Register Names and Addresses:

ECO_CFG: 1,E1h

	7	6	5	4	3	2	1	0
Access : POR						RW:0	RW:0	RW:0
Bit Name						ECO_LPM	ECO_EXW	ECO_EX

This register provides ECO status and control information.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the ECO_CFG Register on page 69 in the External Crystal Oscillator chapter.

Bits	Name	Description
2	ECO_LPM	This bit enables the ECO lower power mode.
1	ECO_EXW	This is a status bit that indicates that the ECO_EX bit was previously written to. When this bit is a '1', this indicates that the ECO_CONFIG register was written to and is now locked. When this bit is a '0', the register was not written to since the last reset event.
0	ECO_EX	The ECO Exists bit is a flag to the hardware indicating that an external crystal oscillator exists in the system. If the bit is '0', a switch-over to the ECO is locked out by hardware. If the bit is '1', hardware allows the firmware to freely switch between the ECO and ILO. It must be written as early as possible after a Power On Reset (POR) or External Reset (XRES) event.



21.4.17 OSC_CR2

Oscillator Control Register 2

Individual Register Names and Addresses:

OSC_CR2: 1,E2h

	'	7 6	5	4	3	2	1	0
Access : F	OR			RW:0		RW:0	RW:0	
Bit Name				CLK48MEN		EXTCLKEN	RSVD	

This register is used to configure various features of internal clock sources and clock nets.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 110 in the Digital Clocks chapter.

Bit	Name	Description
4	CLK48MEN	This is the 48 MHz clock enable bit.
		0 Disables the 48 MHz clock.
		1 Enables the 48 MHz clock.
2	EXTCLKEN	External Clock Mode Enable.
		0 Disabled. Operate from internal main oscillator.
		1 Enabled. Operate from the clock supplied at P1[4] or P1[1] based upon the TSYNC bit in
		CPU_SCR1.
1	RSVD	This is a reserved bit. It should always be 0.



21.4.18 VLT_CR

Voltage Monitor Control Register

Individual Register Names and Addresses:

VLT_CR: 1,E3h

	7	6	5	4	3	2	1	0
Access : POR			RW:0		RW: 0	RW:0		
Bit Name		PORLEV[1:0]		LVDTBEN		VM[2:0]		

This register is used to set the trip points for POR and LVD.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 139 in the POR chapter.

Bit	Name	Description						
5:4	PORLEV[1:0]	Sets the POR level according to the DC Electrical Specifications in the PSoC device data sheet.						
3	LVDTBEN	Enables reset of the CPU speed register by LVD comparator output.						
2:0	VM[2:0]	Sets the LVD levels per the DC Electrical Specifications in the PSoC device data sheet, for those devices with this feature. 000b Lowest voltage setting. 001b 010b 011b 100b 101b 110b 111b Highest voltage setting.						



21.4.19 VLT_CMP

Voltage Monitor Comparators Register

Individual Register Names and Addresses:

VLT_CMP: 1,E4h

	7	6	5	4	3	2	1	0
Access : POR							R:0	
Bit Name							LVD	

This register reads the state of the internal supply voltage monitors.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 139 in the POR chapter.

Bit	Name	Description
1	LVD	This bit reads the state of the LVD comparator. 0 Vdd is above LVD trip point. 1 Vdd is below LVD trip point.



21.4.20 IMO_TR

Internal Main Oscillator Trim Register

Individual Register Names and Addresses:

IMO_TR: 1,E8h

	7	6	5	4	3	2	1	0
Access : POR	RW:00							
Bit Name		·		Trim	[7:0]			

This register is used to manually center the Internal Main Oscillator's (IMO) output to a target frequency.

It is strongly recommended that you do not alter this register's values except to load factory trim settings when changing IMO range.

When changing ranges, the new trim value for this range must be read from Flash using a Table Read operation. The new value must be written at the lower frequency range. That is, when moving to a higher frequency range, change the IMO_TR value and then change the range (SLIMO[1:0] in CPU_SCR1). When moving to a lower frequency, change the range first and then update IMO_TR.

For additional information, refer to the Register Definitions on page 63 in the Internal Main Oscillator chapter.

Bit	Name	Description
7:0	Trim[7:0]	The value of this register is used to trim the Internal Main Oscillator. Its value is set to the best value for the device during boot.



21.4.21 ILO_TR

Internal Low Speed Oscillator Trim Register

Individual Register Names and Addresses:

ILO_TR: 1,E9h

	7	6	5	4	3	2	1	0
Access : POR		RW:0	RW: 0			RW	: 08	
Bit Name		PD_MODE	ILOFREQ			Freq Tr	im[3:0]	

This register sets the adjustment for the Internal Low Speed Oscillator (ILO).

It is strongly recommended that you do not alter this register's Freq Trim[3:0] values. The trim bits are set to factory specifications and must not be changed.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Always write reserved bits with a value of '0'. For additional information, refer to the Register Definitions on page 66 in the Internal Low Speed Oscillator chapter.

Bit	Name	Description
6	PD_MODE	This bit selects power down mode. Setting this bit high disables oscillator and current bias, which results in slower startup time. Power down mode: 0 Partial oscillator power down for faster startup (100 nA nominal). 1 Full oscillator power down for lower power (0 nA nominal).
5	ILOFREQ	Selects oscillator nominal frequency. 0 32 kHz 1 1 kHz
3:0	Freq Trim[3:0]	These bits trim the oscillator frequency.





21.4.22 SLP_CFG

Sleep Configuration Register

Individual Register Names and Addresses:

SLP_CFG: 1,EBh

	7	6	5	4	3	2	1	0
Access : POR	RW: 0							
Bit Name	PSSDC[1:0]							

This register sets up the sleep duty cycle.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 75 in the Sleep and Watchdog chapter.

Bit	Name	Description
7:6	PSSDC[1:0]	Sleep Duty Cycle. Controls the ratios (in numbers of 32.768 kHz clock periods) of "on" time versus "off" time for PORLVD, bandgap reference, and pspump.
		00b 1 / 256 (8 ms). 01b 1 / 1024 (31.2 ms). 10b 1 / 64 (2 ms). 11b 1 / 16 (500 μs).

Note: The buzz rate for Isb1 spec in the datasheet is with 01 setting in the ALT_Buzz bits of the SLP_CFG2 register.





21.4.23 SLP_CFG2

Sleep Configuration Register 2

Individual Register Names and Addresses:

SLP_CFG2: 1,ECh

	7	6	5	4	3	2	1	0
Access : POR					RW	: 0	RW:0	RW:0
Bit Name					ALT_Bu	ızz[1:0]	I2C_ON	LSO_OFF

This register holds the configuration for I2C sleep, deep sleep, and buzz.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 75 in the Sleep and Watchdog chapter.

Bit	Name	Description			
3:2	ALT_Buzz[1:0]	These bits control additional selections for POR/LVD buzz rates.			
		 Compatibility mode, buzz rate is determined by PSSDC bits. Duty cycle is 1/32768. Duty cycle is 1/8192. Reserved. 			
1	I2C_ON	This bit enables the standby regulator in I2C sleep mode at a level sufficient to supply the I2C cuitry.			
0	LSO_OFF	This bit disables the LSO oscillator when in sleep state.			

Note: The buzz rate for Isb1 spec in the datasheet is with 01 setting in the ALT_Buzz bits.





21.4.24 SLP_CFG3

Sleep Configuration Register 3

Individual Register Names and Addresses:

SLP_CFG3: 1,EDh

		7	6	5	4	3	2	1	0	
Access	: POR		RW : 1	RW : 11		RV	RW : 11		RW : 11	
Bit Nam	ie		DBL_TAPS	T2TAP[1:0]		T1TAP[1:0]		T0TAP[1:0]		

This register holds the configuration of the wakeup sequence taps.

It is strongly recommended to not alter this register setting.

In the table above, note that the reserved bit is a grayed table cell and is not described in the bit description section below. Reserved bits must always be written with a value of '0'. For additional information, refer to the Register Definitions on page 75 in the Sleep and Watchdog chapter.

Bit	Name	Description					
6	DBL_TAPS	When this bit is set all the tap values (T0, T1, and T2) are doubled for the wakeup sequence.					
5:4	T2TAP[1:0]	These bits control the duration of the T2-T4 sequence (see Figure 11-2 on page 73) by selecting a tap from the WakeupTimer. Note : The T2 delay is only valid for the wakeup sequence. It is not used for the buzz sequence.					
		00 1 μs 01 2 μs 10 5 μs 11 10 μs					
3:2	T1TAP[1:0]	These bits control the duration of the T1-T2 sequence (see Figure 11-2 on page 73) by selecting a tap from the Wakeup Timer.					
		00 3 μs 01 4 μs 10 5 μs 11 10 μs					
1:0	T0TAP[1:0]	These bits control the duration of the T0-T1 sequence (see Figure 11-2 on page 73) by selecting a tap from the Wakeup Timer.					
		00 10 μs 01 14 μs 10 20 μs 11 30 μs					





21.4.25 RO_TR

Relaxation Oscillator Trim Register

Individual Register Names and Addresses:

RO_TR: 1,EFh

	7	6	5	4	3	2	1	0
Access : POR			RW: 0		RW: 0		RW:0	
Bit Name			SHLD_DRV_T RIM_LSB	SH	HIELD_OUT_PROG	[4:2]	SHIELD_EN	

Shield driver enable and to program shield driver output level. In the table above, note that reserved bits are grayed table cells and are not described in the bit description section below. Reserved bits should always be written with a value of '0'.

Bit	Name	Description
5	SHLD_DRV_TRIM_LSB	This bit along with SHLD_DRV_TRIM_MSB bit of 1,FA register controls the drive strength of shield driver.
		00 No load current on internal and external node of shield driver
		01 30uA load current on internal node and 90uA load current on external node
		10 50uA load current on internal node and 150uA load current on external node
		11 70uA load current on internal node and 210uA load current on external node
		Higher drive mode reduces the settling time with penalty of extra Idd. It is recommended to use "00"
		drive bits in resistor mode to drive 100pF load capacitor. If settling time need to be improved then other drive bits can be used.
4:2	SHIELD OUT PROG	This bits are use to increase output of shield driver.
4.2	SHIELD_OUT_FROG	This bits are use to increase output of shield driver.
		000 0%
		001 0%
		111 28%
1	SHIELD_EN	This bit is to enable shield driver. When set high along with SHIELD_IO_EN[4:0] bits of 0,A3 register drives shield clock on corresponding pin.





21.4.26 IDAC_SHLD_DFT IDAC_SHLD_DFT

Individual Register Names and Addresses:

IDAC_SHLD_DFT: 1,FAh

	7	6	5	4	3	2	1	0
Access : POR						RW:0		RW:0
Bit Name						SHIELD_DRIV E_CLK_INVE RT		SHLD_DRV_T RIM_MSB

It is strongly recommended that the user not alter this register's values.

This register is used to turn on shield invert driver feature, Program the shield driver drive option and for DFT of IDAC.

In the table above, note that reserved bits are grayed table cells and are not described in the bit description section. Reserved bits should always be written with a value of '0'. For additional information, refer to the Register Definitions on page 63 in the Internal Main Oscillator chapter.

Bit	Name	Description
2	SHIELD_DRIVE_CLK_INVER	When this bit is set Shield driver clock will be inverted.
0	SHLD_DRV_TRIM_MSB	 This bit along with SHLD_DRV_TRIM_LSB bit of 1,EF register controls the drive strength of shield driver No load current on internal and external node of shield driver 30uA load current on internal node and 90uA load current on external node 50uA load current on internal node and 150uA load current on external node 70uA load current on internal node and 210uA load current on external node

Higher drive mode reduces the settling time with penalty of extra Idd. It is recommended to use "00" drive bits in resistor mode to drive 100pF load capacitor. If settling time need to be improved then other drive bits can be used.





21.4.27 IDAC_BYPASS

IDAC Bypass Control Register

Individual Register Names and Addresses:

IDAC_BYPASS: 1,FCh

	7	6	5	4	3	2	1	0
Access : POR			RW:0x0F					
Bit Name			PDIDAC_BYP ASS					

Bit	Name	Description
5	PDIDAC_BYPASS	When this bit is set PDIDAC input is driven low. When this bit is low IDAC power down is controlled by IDAC EN or PXD EN.

Section F: Glossary



The Glossary section explains the terminology used in this technical reference manual. Glossary terms are characterized in **bold, italic font** throughout the text of this manual.

	Λ
-/	┺.
,	١.

accumulator In a CPU, a register in which intermediate results are stored. Without an accumulator, it would be

necessary to write the result of each calculation (addition, subtraction, shift, and so on) to main memory and read them back. Access to main memory is slower than access to the accumulator,

which usually has direct paths to and from the arithmetic and logic unit (ALU).

active high 1. A logic signal having its asserted state as the logic 1 state.

2. A logic signal having the logic 1 state as the higher voltage of the two states.

active low 1. A logic signal having its asserted state as the logic 0 state.

2. A logic signal having its logic 1 state as the lower voltage of the two states: inverted logic.

address The label or number identifying the memory location (RAM, ROM, or register) where a unit of

information is stored.

algorithm A procedure for solving a mathematical problem in a finite number of steps that frequently

involve repetition of an operation.

ambient temperature The temperature of the air in a designated area, particularly the area surrounding the PSoC

device.

analog As opposed to digital, signals that are on or off or '1' or '0'. Analog signals vary in a continuous

manner. See also *analog signals*.

analog blocks The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous

time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain

stages, and much more.

analog output An output that is capable of driving any voltage between the supply rails, instead of just a logic 1

or logic 0.

analog signals A signal represented in a continuous form with respect to continuous times, as contrasted with a

digital signal represented in a discrete (discontinuous) form in a sequence of time.

analog-to-digital (ADC) A device that changes an analog signal to a digital signal of corresponding magnitude. Typically,

an ADC converts a voltage to a digital number. The *digital-to-analog (DAC)* converter performs

the reverse operation.

AND See Boolean Algebra.



API (Application Programming Interface)

A series of software routines that comprise an interface between a computer application and lower-level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

array

An array, also known as a vector or list, is one of the simplest data structures in computer programming. Arrays hold a fixed number of equally-sized data elements, generally of the same data type. Individual elements are accessed by index using a consecutive range of integers, as opposed to an associative array. Most high level programming languages have arrays as a built-in data type. Some arrays are multi-dimensional, meaning they are indexed by a fixed number of integers; for example, by a group of two integers. One- and two-dimensional arrays are the most common. Also, an array can be a group of capacitors or resistors connected in some common form.

assembly

A symbolic representation of the machine language of a specific processor. Assembly language is converted to machine code by an assembler. Usually, each line of assembly code produces one machine instruction, though the use of macros is common. Assembly languages are considered low level languages; where as C is considered a high level language.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

attenuation

The decrease in intensity of a signal as a result of absorption of energy and of scattering out of the path to the detector, but not including the reduction due to geometric spreading. Attenuation is usually expressed in dB.

В

bandgap reference

A stable voltage reference design that matches the positive temperature coefficient of V_T with the negative temperature coefficient of V_{BE} , to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss). It is sometimes represented more specifically as, for example, full width at half maximum.

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

bias current


The constant low level DC current that is used to produce a stable operation in amplifiers. This current can sometimes be changed to alter the bandwidth of an amplifier.

binary

The name for the base 2 numbering system. The most common numbering system is the base 10 numbering system. The base of a numbering system indicates the number of values that may exist for a particular positioning within a number for that system. For example, in base 2, binary, each position may have one of two values (0 or 1). In the base 10, decimal, each position may have one of ten values (0, 1, 2, 3, 4, 5, 6, 7, 8, and 9).

bit

A single digit of a binary number. Therefore, a bit may only have a value of '0' or '1'. A group of 8 bits is called a byte. Because the PSoC M8C is an 8-bit microcontroller, the PSoC native data chunk size is a byte.





bit rate (BR)

The number of bits occurring per unit of time in a bit stream, usually expressed in bits per second (bps).

block

- 1. A functional unit that performs a single function, such as an oscillator.
- 2. A functional unit that may be configured to perform one of several functions, such as a digital block or an analog block.

Boolean Algebra

In mathematics and computer science, Boolean algebras or Boolean lattices, are algebraic structures which "capture the essence" of the logical operations AND, OR and NOT as well as set the theoretic operations union, intersection, and complement. Boolean algebra also defines a set of theorems that describe how Boolean equations can be manipulated. For example, these theorems are used to simplify Boolean equations which reduces the number of logic elements needed to implement the equation.

The operators of Boolean algebra may be represented in various ways. Often they are simply written as AND, OR, and NOT. In describing circuits, NAND (NOT AND), NOR (NOT OR), XNOR (exclusive NOT OR), and XOR (exclusive OR) may also be used. Mathematicians often use + (for example, A+B) for OR and • for AND (for example, A*B) (since in some ways those operations are analogous to addition and multiplication in other algebraic structures) and represent NOT by a line drawn above the expression being negated (for example, ~A, A, !A).

break-before-make

The elements involved go through a disconnected state entering ('break") before the new connected state ("make").

broadcast net

A signal that is routed throughout the microcontroller and is accessible by many blocks or systems.

buffer

- A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations into which data is read or from which data is written.
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

byte

A digital storage unit consisting of 8 bits.

C

 \boldsymbol{c}


A high level programming language.

capacitance

A measure of the ability of two adjacent conductors, separated by an insulator, to hold a charge when a voltage differential is applied between them. Capacitance is measured in units of Farads.

capture

To extract information automatically through the use of software or hardware, as opposed to hand-entering of data into a computer file.





chaining Connecting two or more 8-bit digital blocks to form 16-, 24-, and even 32-bit functions. Chaining

allows certain signals such as Compare, Carry, Enable, Capture, and Gate to be produced from

one block to another.

checksum The checksum of a set of data is generated by adding the value of each data word to a sum. The

actual checksum can simply be the result sum or a value that must be added to the sum to gen-

erate a pre-determined value.

chip A single monolithic Integrated Circuit (IC). See also integrated circuit (IC).

clear To force a bit/register to a value of logic 0.

clock The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is

sometimes used to synchronize different logic blocks.

clock generator A circuit that is used to generate a clock signal.

CMOS The logic gates constructed using MOS transistors connected in a complementary manner.

CMOS is an acronym for complementary metal-oxide semiconductor.

comparator An electronic circuit that produces an output voltage or current whenever two input levels simul-

taneously satisfy pre-determined amplitude requirements.

compiler A program that translates a high level language, such as C, into machine language.

configuration In a computer system, an arrangement of functional units according to their nature, number, and

chief characteristics. Configuration pertains to hardware, software, firmware, and documenta-

tion. The configuration affects system performance.

configuration space In PSoC devices, the register space accessed when the XIO bit in the CPU_F register is set to

'1'.

crowbar A type of over-voltage protection that rapidly places a low resistance shunt (typically an SCR)

from the signal to one of the power supply rails, when the output voltage exceeds a pre-deter-

mined value.

crystal oscillator An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelec-

tric crystal is less sensitive to ambient temperature than other circuit components.

CSP Chip scale package.

cyclic redundancy check (CRC)

A calculation used to detect errors in data communications, typically performed using a linear

feedback shift register. Similar calculations may be used for a variety of other purposes such as

data compression.

D


data bus

A bidirectional set of signals used by a computer to convey information from a memory location

to the central processing unit and vice versa. More generally, a set of signals used to convey

data between digital functions.

data stream A sequence of digitally encoded signals used to represent information in transmission.





data transmission The sending of data from one place to another by means of signals over a channel.

debugger A hardware and software system that allows the user to analyze the operation of the system

under development. A debugger usually allows the developer to step through the firmware one

step at a time, set break points, and analyze memory.

dead band A period of time when neither of two or more signals are in their active state or in transition.

decimal A base 10 numbering system, which uses the symbols 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9 (called digits)

together with the decimal point and the sign symbols + (plus) and - (minus) to represent num-

bers.

default value Pertaining to the pre-defined initial, original, or specific setting, condition, value, or action a sys-

tem assumes, uses, or takes in the absence of instructions from the user.

device The device referred to in this manual is the PSoC chip, unless otherwise specified.

die An unpackaged Integrated Circuit (IC), normally cut from a wafer.

digital A signal or function, the amplitude of which is characterized by one of two discrete values: '0' or

'1'.

digital blocks The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC

generator, pseudo-random number generator, or SPI.

digital logic A methodology for dealing with expressions containing two-state variables that describe the

behavior of a circuit or system.

digital-to-analog (DAC) A device that changes a digital signal to an analog signal of corresponding magnitude. The ana-

log-to-digital (ADC) converter performs the reverse operation.

direct access The capability to obtain data from a storage device, or to enter data into a storage device, in a

sequence independent of their relative positions by means of addresses that indicate the physi-

cal location of the data.

duty cycle The relationship of a clock period **high time** to its **low time**, expressed as a percent.

F

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that

the second system appears to behave similar to the first system.

External Reset (XRES) An active high signal that is driven into the PSoC device. It causes all operation of the CPU and


blocks to stop and return to a pre-defined state.

F

falling edge A transition from a logic 1 to a logic 0. Also known as a negative edge.

feedback The return of a portion of the output, or processed portion of the output, of a (usually active)

device to the input.





filter A device or process by which certain frequency components of a signal are attenuated.

firmware The software that is embedded in a hardware device and executed by the CPU. The software

may be executed by the end user but it may not be modified.

flag Any of various types of indicators used for identification of a condition or event (for example, a

character that signals the termination of a transmission).

Flash An electrically programmable and erasable, non **volatile** technology that provides users with the

programmability and data storage of EPROMs, plus in-system erasability. Nonvolatile means

that the data is retained when power is off.

Flash bank A group of Flash ROM blocks where Flash block numbers always begin with '0' in an individual

Flash bank. A Flash bank also has its own block level protection information.

Flash block The smallest amount of Flash ROM space that may be programmed at one time and the small-

est amount of Flash space that may be protected. A Flash block holds 64 bytes.

flip-flop A device having two stable states and two input terminals (or types of input signals) each of

which corresponds with one of the two states. The circuit remains in either state until it is made

to change to the other state by application of the corresponding signal.

frequency The number of cycles or events per unit of time, for a periodic function.

G

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively.

Gain is usually expressed in dB.

ground 1. The electrical neutral line having the same potential as the surrounding earth.

2. The negative side of DC power supply.

3. The reference point for an electrical system.

4. The conducting paths between an electric circuit or equipment and the earth, or some con-

ducting body serving in place of the earth.

Н

hardware A comprehensive term for all of the physical parts of a computer or embedded system, as distin-

guished from the data it contains or operates on, and the software that provides instructions for

the hardware to accomplish tasks.

hardware reset A reset that is caused by a circuit, such as a POR, watchdog reset, or external reset. A hardware

reset restores the state of the device as it was when it was first powered up. Therefore, all regis-

ters are set to the POR value as indicated in register tables throughout this manual.



hexadecimal

A base 16 numeral system (often abbreviated and called hex), usually written using the symbols 0-9 and A-F. It is a useful system in computers because there is an easy mapping from four bits to a single hex digit. Thus, one can represent every byte as two consecutive hexadecimal digits. Compare the binary, hex, and decimal representations:

bin hex = dec 0000b =0x0 = 0 0001b =0x1 1 0010b =0x2 2 1001b = q 0x9 = 1010b = 0xA 10 1011b = 0xB 11 1111b = 0xF 15

So the decimal numeral 79 whose binary representation is 0100 1111b can be written as 4Fh in hexadecimal (0x4F).

high time

The amount of time the signal has a value of '1' in one period, for a periodic digital signal.

1

I2C

A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an inter-integrated circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bidirectional pins, clock and data, both running at +5V and pulled high with resistors. The bus operates at 100 kbps in standard mode and 400 kbps in fast mode.

ICE

The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer™).

idle state

A condition that exists whenever user messages are not being transmitted, but the service is immediately available for use.

impedance

- The resistance to the flow of current caused by resistive, capacitive, or inductive devices in a circuit.
- The total passive opposition offered to the flow of electric current. Note the impedance is determined by the particular combination of resistance, inductive reactance, and capacitive reactance in a given circuit.

input

A point that accepts data in a device, process, or channel.

input/output (I/O)

A device that introduces data into or extracts data from a system.

instruction


An expression that specifies one operation and identifies its operands, if any, in a programming language such as C or assembly.

integrated circuit (IC)

A device in which components such as resistors, capacitors, diodes, and *transistors* are formed on the surface of a single piece of semiconductor.

interface

The means by which two systems or devices are connected and interact with each other.





interrupt

A suspension of a process, such as the execution of a computer program, caused by an event external to that process and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

J

jitter

- 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
- 2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

K

keeper

A circuit that holds a signal to the last driven value, even when the signal becomes un-driven.

L

latency The time or delay that it takes for a signal to pass through a given circuit or network.

least significant bit (LSb)

The binary digit, or bit, in a binary number that represents the least significant value (typically the right-hand bit). The bit versus byte distinction is made by using a lower case "b" for bit in LSb.

least significant byte (LSB)

The byte in a multi-byte word that represents the least significant value (typically the right-hand byte). The byte versus bit distinction is made by using an upper case "B" for byte in LSB.

Linear Feedback Shift Register (LFSR)

A shift register whose data input is generated as an XOR of two or more elements in the register chain.

load

The electrical demand of a process expressed as power (watts), current (amps), or resistance (ohms).

logic function

A mathematical function that performs a digital operation on digital data and returns a digital

lookup table (LUT)

A logic block that implements several logic functions. The logic function is selected by means of select lines and is applied to the inputs of the block. For example: A 2 input LUT with 4 select lines can be used to perform any one of 16 logic functions on the two inputs resulting in a single logic output. The LUT is a combinational device; therefore, the input/output relationship is continuous, that is, not sampled.

low time

The amount of time the signal has a value of '0' in one period, for a periodic digital signal.

low voltage detect (LVD)

A circuit that senses Vdd and provides an interrupt to the system when Vdd falls below a selected threshold.





M

M8C

An 8-bit Harvard Architecture microprocessor. The microprocessor coordinates all activity inside the PSoC device by interfacing to the Flash, SRAM, and register space.

macro

A programming language macro is an abstraction whereby a certain textual pattern is replaced according to a defined set of rules. The interpreter or compiler automatically replaces the macro instance with the macro contents when an instance of the macro is encountered. Therefore, if a macro is used 5 times and the macro definition required 10 bytes of code space, 50 bytes of code space are needed in total.

mask

- To obscure, hide, or otherwise prevent information from being derived from a signal. It is usually the result of interaction with another signal, such as noise, static, jamming, or other forms of interference.
- 2. A pattern of bits that can be used to retain or suppress segments of another pattern of bits in computing and data processing systems.

master device

A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the **slave device**.

microcontroller

An integrated circuit *chip* that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This, in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.

mixed signal

The reference to a circuit containing both analog and digital techniques and components.

mnemonic

- A tool intended to assist the memory. Mnemonics rely on not only repetition to remember facts, but also on creating associations between easy-to-remember constructs and lists of data.
- 2. A two to four character string representing a microprocessor instruction.

mode

A distinct method of operation for software or hardware. For example, the digital block may be in either counter mode or timer mode.

modulation

A range of techniques for encoding information on a carrier signal, typically a sine-wave signal. A device that performs modulation is known as a modulator.

Modulator

A device that imposes a signal on a carrier.

MOS


An acronym for metal-oxide semiconductor.

most significant bit (MSb)

The binary digit, or bit, in a binary number that represents the most significant value (typically the left-hand bit). The bit versus byte distinction is made by using a lower case "b" for bit in MSb.

most significant byte (MSB)

The byte in a multi-byte word that represents the most significant value (typically the left-hand byte). The byte versus bit distinction is made by using an upper case "B" for byte in MSB.





multiplexer (mux)

- 1. A logic function that uses a binary value, or address, to select between a number of inputs and conveys the data from the selected input to the output.
- 2. A technique which allows different input (or output) signals to use the same lines at different times, controlled by an external signal. Multiplexing is used to save on wiring and I/O ports.

Ν

NAND See Boolean Algebra.

negative edge A transition from a logic 1 to a logic 0. Also known as a falling edge.

net The routing between devices.

nibble A group of four bits, which is one-half of a byte.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current,

or data.

NOR See Boolean Algebra.

NOT See Boolean Algebra.

O

OR See Boolean Algebra.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

output The electrical signal or signals which are produced by an analog or digital block.

P

parallel The means of communication in which digital data is sent multiple bits at a time, with each simul-

taneous bit being sent over a separate line.

parameter Characteristics for a given block that have either been characterized or may be defined by the

designer.

parameter block A location in memory where parameters for the SSC instruction are placed prior to execution.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the

sum of all the digits of the binary data either always even (even parity) or always odd (odd par-


ity).

path
 The logical sequence of instructions executed by a computer.

2. The flow of an electrical signal through a circuit.

pending interrupts An interrupt that has been triggered but has not been serviced, either because the processor is

busy servicing another interrupt or global interrupts are disabled.





phase The relationship between two signals, usually the same frequency, that determines the delay

between them. This delay between signals is either measured by time or angle (degrees).

Phase-Locked Loop

(PLL)

An electronic circuit that controls an oscillator so that it maintains a constant phase angle rela-

tive to a reference signal.

pin A terminal on a hardware component. Also called lead.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC

device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer gener-

ated files) and may also involve pin names.

port A group of pins, usually eight.

positive edge A transition from a logic 0 to a logic 1. Also known as a rising edge.

posted interrupts An interrupt that has been detected by the hardware but may or may not be enabled by its mask

bit. Posted interrupts that are not masked become pending interrupts.

Power On Reset (POR) A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is

one type of hardware reset.

program counter The instruction pointer (also called the program counter) is a register in a computer processor

that indicates where in memory the CPU is executing instructions. Depending on the details of the particular machine, it holds either the address of the instruction being executed or the

address of the next instruction to be executed.

protocol A set of rules. Particularly the rules that govern networked communications.

PSoC® Cypress Semiconductor's Programmable System-on-Chip (PSoC) mixed-signal array. PSoC® is

a trademark of Cypress.

PSoC blocks See analog blocks and digital blocks.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse A rapid change in some characteristic of a signal (for example, phase or frequency) from a base-

line value to a higher or lower value, followed by a rapid return to the baseline value.

pulse width modulator

(PWM)

An output in the form of duty cycle which varies as a function of the applied measure.

R


RAM An acronym for random access memory. A data-storage device from which data can be read out

and new data can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a known state. See hardware reset and software reset.

resistance The resistance to the flow of electric current measured in ohms for a conductor.





revision ID A unique identifier of the PSoC device.

ripple divider An asynchronous ripple counter constructed of flip-flops. The clock is fed to the first stage of the

counter. An n-bit binary counter consisting of n flip-flops that can count in binary from 0 to 2ⁿ - 1.

rising edge See positive edge.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but

new data cannot be written in.

routine A block of code, called by another block of code, that may have some general or frequent use.

routing Physically connecting objects in a design according to design rules set in the reference library.

runt pulses In digital circuits, narrow pulses that, due to non-zero rise and fall times of the signal, do not

reach a valid high or low level. For example, a runt pulse may occur when switching between asynchronous clocks or as the result of a race condition in which a signal takes two separate paths through a circuit. These race conditions may have different delays and are then recom-

bined to form a glitch or when the output of a flip-flop becomes metastable.

S

sampling The process of converting an analog signal into a series of digital values or reversed.

schematic A diagram, drawing, or sketch that details the elements of a system, such as the elements of an

electrical circuit or the elements of a logic diagram for a computer.

seed value An initial value loaded into a linear feedback shift register or random number generator.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a

single device or channel.

set To force a bit/register to a value of logic 1.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one

value to another.

shift The movement of each bit in a word, one position to either the left or right. For example, if the

hex value 0x24 is shifted one place to the left, it becomes 0x48. If the hex value 0x24 is shifted

one place to the right, it becomes 0x12.

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of

serial data.

sign bit The most significant binary digit, or bit, of a signed binary number. If set to a logic 1, this bit rep-

resents a negative quantity.

signal A detectable transmitted energy that can be used to carry information. As applied to electronics,

any transmitted electrical impulse.

silicon ID A unique identifier of the PSoC silicon.





skew

The difference in arrival time of bits transmitted at the same time, in parallel transmission.

slave device

A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device.

software

A set of computer programs, procedures, and associated documentation concerned with the operation of a data processing system (for example, compilers, library routines, manuals, and circuit diagrams). Software is often written first as source code and then converted to a binary format that is specific to the device on which the code is executed.

software reset

A partial reset executed by software to bring part of the system back to a known state. A software reset restores the M8C to a known state but not blocks, systems, peripherals, or registers. For a software reset, the CPU registers (CPU_A, CPU_F, CPU_PC, CPU_SP, and CPU_X) are set to 0x00. Therefore, code execution begins at Flash address 0x0000.

SRAM

An acronym for static random access memory. A memory device allowing users to store and retrieve data at a high rate of speed. The term static is used because, once a value has been loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.

SROM

An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.

stack

A stack is a data structure that works on the principle of Last In First Out (LIFO). This means that the last item put on the stack is the first item that can be taken off.

stack pointer

A stack may be represented in a computer's inside blocks of memory cells, with the bottom at a fixed location and a variable stack pointer to the current top cell.

state machine

The actual implementation (in hardware or software) of a function that can be considered to consist of a set of states through which it sequences.

sticky

A bit in a register that maintains its value past the time of the event that caused its transition has passed.

stop bit

A signal following a character or block that prepares the receiving device to receive the next character or block.

switching


The controlling or routing of signals in circuits to execute logical or arithmetic operations, or to transmit data between specific points in a network.

switch phasing

The clock that controls a given switch, PHI1 or PHI2, in respect to the switched capacitor (SC) blocks. The SC blocks have two groups of switches. One group of these switches is normally closed during PHI1 and open during PHI2. The other group is open during PHI1 and closed during PHI2. These switches can be controlled in the normal operation, or in reverse mode if the PHI1 and PHI2 clocks are reversed.

synchronous

- A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.
- 2. A system whose operation is synchronized by a clock signal.





Т

tap The connection between two blocks of a device created by connecting several blocks/compo-

nents in a series, such as a shift register or resistive voltage divider.

terminal count The state at which a counter is counted down to zero.

threshold The minimum value of a signal that can be detected by the system or sensor under consider-

ation

transistors The transistor is a solid-state semiconductor device used for amplification and switching, and

has three terminals. A small current or voltage applied to one terminal controls the current through the other two. It is the key component in all modern electronics. In digital circuits, transistors are used as very fast electrical switches, and arrangements of transistors can function as logic gates, RAM-type memory, and other devices. In analog circuits, transistors are essentially

used as amplifiers.

tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does

not drive any value in the Z state and, in many respects, may be considered to be disconnected

from the rest of the circuit, allowing another output to drive the same *net*.

U

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data

and serial bits.

user The person using the PSoC device and reading this manual.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and

configuring the lower level analog and digital blocks. User modules also provide high level API

(Application Programming Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified

during normal program execution and not just during initialization. Registers in bank 1 are most

likely to be modified only during the initialization phase of the program.


٧

Vdd A name for a power net meaning "voltage drain." The most positive power supply signal. Usually

5 or 3.3 volts.

volatile Not guaranteed to stay the same value or level when not in scope.

Vss A name for a power net meaning "voltage source." The most negative power supply signal.





W

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified

period of time.

waveform The representation of a signal as a plot of amplitude versus time.

WLCSP Wafer level chip scale package.

X

XOR See Boolean Algebra.



Index



Numerics	types of approaches 82
24-Pin Part Pinout 20	CapSense system
32 kHz clock selection 65	architecture 80
32-Pin Part Pinout 21	overview 13, 80
48-Pin Part Pinout 22	register summary 81
40-FIII Fait FIIIOUL ZZ	Carry bit 220
	CDSx bits 175
	CHAIN bit 179
A	Checksum function in SROM 37
ACK bit 208	CIN_EN bit 180
acronyms 17	CINTx bits 175
Address bits	CIP EN bit 180
in I2C SCR register 208	CLKSEL bits 179
address spaces, CPU core 27	Clock Phase bit in SPI CR 169
AMUX CFG 171	Clock Polarity bit 169
AMUX_CFG register 171	Clock Rate bits 207
Analog bit	Clock Sel bit 227
in INT_CLR0 register 211	clock, external digital 108
in INT MSK0 register 216	switch operation 108
analog input, GPIO 53	clocks digital, See digital clocks
architecture	CMP_CR0 register 102, 174
CapSense system 80	CMP_CR1 register 102, 175
PSoC core 24	CMP_LUT register 103, 177
system resources 104	CMP_MUX register 101, 173
top level 13	CMP_RDC register 101, 173
	CMP0D bit 172
В	CMP0L bit 172
	CMP1D bit 172
bank 0 registers 165	CMP1L bit 172
register mapping table 161	CMPxEN bits 174
bank 1 registers 225	COHM bit 184
register mapping table 162	COHS bit 184
basic paging in RAM paging 39	COLM bit 184
Bias Trim bits in ILO_TR register 246	COLS bit 184
Bus Error bit 208	comparators 99
Bypass bit 227	architecture 99
Byte Complete bit 208	register definitions 101
	configuration register in SPI
	SPI_CFG register 146
C	control register in SPI
Calibrate0 function in SROM 37	SPI_CR register 145
Calibrate function in SROM 37	conventions, documentation
	acronyms 17
CapSense counter 87	numeric naming 16
CapSense module 82 architecture 82	register conventions 160
counter 87	core, <i>See</i> PSoC core
register definitions 89	CPINx bits 175
timing diagram 95	CPU core 27
5 5	



Instruction formats 30	in MUX_CRX registers 235
instruction set summary 28–29	in SPI_CR register 169
overview 27	ENSWINT bit 51, 217
register definitions 32	EP0_CNT register 171
CPU Speed bits 240	EP0_DRx register 171
CPU_F register 32, 220	EraseAll function in SROM 36
CPU_SCR0 register 133, 224	EraseBlock function in SROM 36
CPU_SCR1 register 64, 223	EXTCLKEN bit 242
CRSTx bits 175	external digital clock 108
CS_CNTH register 91, 183	external reset 134
CS_CNTL register 91, 182	
CS_CR0 register 89, 178	
CS_CR1 register 90, 179	F
CS_CR2 register 90, 180	Flash
CS_CR3 register 91, 181	memory organization 35
CS_SLEW register 186, 187	Freq Trim bits for ILO_TR 246
CS_STAT register 92, 184	FS EN bit 186
CS_TIMER register 92, 185	1 0_EN bit 100
CSD_CS_CLK bit in CS_CR0 register 178	
CSD_MODE bit in CS_CR0 register 178	
CSD_PRSCLK bit in CS_CR0 register 178	G
CSOUT bits in CS_CR0 register 178	general purpose IO 52
CUR_PP register 42, 202	analog and digital input 53
current page pointer in RAM paging 40	architecture 52
	block interrupts 54
	data bypass 55
D	digital IO 53 drive modes 57
DATA 189, 190	interrupt modes 54
DATA 169, 190 DATA bits	port 1 distinctions 53
in PT_DATA0 register 189, 190	register definitions 56
Data bits	GIE bit 221
in CS_CNTH register 91, 183	GIES bit 224
in CS_CNTL register 91, 182	GPIO bit
in I2C DR register 201, 209	in INT CLR0 register 210
in PRTxDR register 56, 165	in INT_MSK0 register 216
in SPI_RXR register 144, 168	GPIO block interrupts 54
in SPI_TXR register 143, 167	GPIO, <i>See</i> general purpose IO
in TMP_DRx register 42, 231	3 1 1 1
data bypass in GPIO 55	
data registers in SPI 143	Н
development kits 15	
digital clocks 107	help, getting
architecture 107	development kits 15
internal low speed oscillator 107	support 15 upgrades 15
internal main oscillator 107	upgraues 15
register definitions 110	
system clocking signals 107	
digital IO, GPIO 53	I
documentation	I2C bit
history 15 overview 12	in INT_CLR0 register 210
Drive Mode 0 bits 225	in INT_MSK0 register 216
	I2C slave 113
Drive Mode 1 bits 226	application overview 115
	architecture 113
-	basic data transfer 114
E	clock generation timing 126
EN bit in CS_CR0 register 178	operation 115 register definitions 118
Enable bit 207	stall timing 127
FNABLE bits	Stall tilling 121



status timing 127	L
I2C_CFG register 122, 207	_
I2C_DR register 125, 209	low voltage detect (LVD) See POR and LVD
I2C_SCR register 123, 208	
IDAC D register 94, 222	LRB bit 208
IDACDATA bits 222	LSb First bit 169
	LUTx bits 177
IDX_PP register 43, 204	LVD bit 244
ILO, See internal low speed oscillator	LVDTBEN bits 243
IMO_TR register 245	
IMO, See internal main oscillator	
index memory page pointer in RAM paging 40	M
INM bit 184	
INNx bits 173	M8C, See CPU core
INPx bits 173	mapping tables, registers 160
INS bit 184	master function for SPI 142
INSEL bit 179	measurement units 16
instruction formats	MODE bits in CS_CR0 register 178
1-byte instructions 30	MUX_CRx register 98, 234, 241
2-byte instructions 30	MVI instructions in RAM paging 40
3-byte instructions 31	MVR_PP register 43, 205
instruction set summary 28-29	MVW PP register 44, 206
Int Sel bit 227	_ •
INT_CLR0 register 48, 49, 69, 210, 212	
INT MSK0 register 50, 214, 215, 216	N
INT_SW_EN register 51, 217	
INT_VC register 51, 218	No Buzz bit 240
INTCAP bits 171	numeric naming conventions 16
internal low speed oscillator 65	
32 kHz clock selection 65	
architecture 65	0
in digital clocks 107	
register definitions 66	One Shot bit 188, 191, 192
internal M8C registers 27	OSC_CR0 register 240
internal main oscillator 62	OSC_CR2 register 64, 242
architecture 62	OUT_P1 register 110, 237, 238
in digital clocks 107	Overrun bit 169
register definitions 63	overviews
interrupt controller 45	CapSense system 80
application overview 46	PSoC core 24
architecture 45	register tables 160
interrupt table 47	system resources 104
latency and priority 46	
posted vs pending interrupts 46	
register definitions 48	Р
Interrupt Enables bits 166	P10D bit 238
interrupt modes in GPIO 54	P10EN bit 238
interrupt table 47	
interrupts in RAM paging 40	P12D bit 237 P12EN bit 237
INV bit 179	-
	P14D bit 237
IO analog multiplexer 97 architecture 97	P14EN bit 237
register definitions 98	P16D bit 237
•	P16EN bit 237
IO_CFG register 58, 236	Page bits
IRAMDIS bit 223	in CUR_PP register 202
IRANGE bit 180	in IDX_PP register 204
IRESS bit 223	in MVR_PP register 205
	in MVW_PP register 206
	in STK_PP register 203
	Pending Interrupt bits 218
	PgMode bits 220



pin benavior during reset 130	general purpose IO 56
pin information, See pinouts	I2C slave 118
pinouts	internal low speed oscillator 66
16-pin part 19	internal main oscillator 63
24-pin part 20	interrupt controller 48
32-pin part 21	IO analog multiplexer 98
POR and LVD 138	POR and LVD 139
architecture 138	programmable timer 158
register definitions 139	RAM paging 42
PORLEV bits 243	sleep and watchdog 75
PORS bit 224	SPI 143
power modes	supervisory ROM 38 system resets 132
system resets 137	•
power on reset (POR)	register mapping tables
See POR and LVD	bank 0 registers 161
power on reset in system resets 134	bank 1 registers 162
PPM bit 184	registers
PPS bit 184	bank 0 registers 165 bank 1 registers 225
product upgrades 15	CapSense register summary 81
programmable timer 156	core register summary 25
architecture 156	internal M8C registers 27
register definitions 158	maneuvering around 164
ProtectBlock function in SROM 36	mapping tables 160
protocol function for SPI 141	reference of all registers 164
•	system resources register summary 105
PRTxDM0 register 57, 225	regulated IO
PRTxDM1 register 57, 226	application overview 68
PRTxDR register 56, 165	architecture 67
PRTxIE register 56, 166	RES_WDT register 75, 219
PSelect bit 207	RX Reg Full bit 169
PSoC core	Tot reg r dil bit 100
architecture 24	
overview 13	6
register summary 25	S
See also CPU core	serial peripheral interconnect, See SPI
PSSDC bits 247, 248, 249	Slave bit 227
PT_CFG register 158, 159, 188	slave function for SPI 142
PT_DATA1 register 159	slave operation, I2C 115
PTx_DATA0 register 159, 190	sleep and watchdog 71
PTx_DATA1 register 159, 189	application overview 74
PXD_EN bit 180	architecture 71
	bandgap refresh 78
	register definitions 75
R	sleep sequence 77
	sleep timer 74
RAM paging 39	timing diagrams 77
architecture 39	wake up sequence 78
basic paging 39	watchdog timer 79
current page pointer 40 index memory page pointer 40	Sleep bit
interrupts 40	in CPU_SCR0 register_224
MVI instructions 40	in INT_CLR0 register 210
register definitions 42	in INT_MSK0 register 216
stack operations 39	Sleep bits 240
ReadBlock function in SROM 35	sleep timer 74
reference of all registers 164	SLIMO bit 223
register conventions 16, 164	SLP_CFG register 75, 247, 248, 249
	SPC, See system performance controller
register definitions	SPI 141
CapSense module 89 comparators 101	architecture 141
CPU core 32	configuration register 146
digital clocks 110	control register 145



data registers 143	watchdog timer reset 134
master data register definitions 144	system resources
master function 142	architecture 104
protocol function 141	overview 13, 104
register definitions 143	register summary 105
slave data register definitions 144 slave function 142	
timing diagrams 147	
SPI bit	T
in INT_CLR0 register 210	TableRead function in SROM 36
in INT_MSK0 register 216	technical support 15
SPI Complete bit 169	Timer1/0 bits
SPI timing diagrams	in INT_CLR0 register 211
SPI mode timing 147	in INT_MSK0 register 216
SPIM timing 148	timing diagrams
SPIS timing 153	CapSense module 95
SPI_CFG register 146, 227	I2C slave 126
SPI_CR register 145, 169	sleep and watchdog 77
SPI_RXR register 144, 168	SPI 147
SPI_TXR register 143, 167	system resets 134
SROM, See supervisory ROM	TMP_DRx register 42, 172
SS_ bit 227	Transmit bit 208
SS_EN_ bit 227	Trim bits in IMO_TR register 245
stack operations in RAM paging 39	TX Reg Empty bit 169
START bit 188, 191, 192	
start, how to 15	
STK_PP register 43, 203	U
STOP bit 224	units of measure 16
Stop IE bit 207	upgrades 15
Stop Status bit 208	USB_CR0 register 171
summary of registers	USB_CR1 register 228
CapSense system 81	USB_SOFx register 170
mapping tables 160	USBIO_CR0 register 171
PSoC core 25	USBIO_CR1 register 171
system resources 105 supervisory ROM	
architecture 33	
Calibrate0 function 37	V
Calibrate1 function 37	V Monitor bit
EraseAll function 36	in INT_CLR0 register 211, 212
EraseBlock function 36	in INT_MSK0 register 216
function descriptions 34	VLT_CMP register 140, 244
ProtectBlock function 36	VLT_CR register 139, 243
ReadBlock function 35 SWBootReset function 34	VM bits 243
TableRead function 36	
WriteBlock function 35	
SWBootReset function in SROM 34	W
switch operation in digital clocks 108	watchdog timer reset 134
system performance controller 59	WDRS bit 224
application overview 60	WDSL Clear bits 219
architecture 59	WriteAndVerify function in SROM 38
system resets 130	WriteBlock function in SROM 35
architecture 130	Witte Diook full off III off OW 33
external reset 134	
functional details 137	X
pin behavior 130	
power modes 137 power on reset 134	XIO bit 220
register definitions 132	XRES reset 134
timing diagrams 134	
~ ~	



Z

Zero bit 221