

## **VERY LOW POWER, NEGATIVE RAIL INPUT, RAIL-TO-RAIL OUTPUT, FULLY DIFFERENTIAL AMPLIFIER**

**Check for Samples: [THS4521-HT](http://www.ti.com/product/ths4521-ht#samples)**

## **<sup>1</sup>FEATURES**

- **Fully Differential Architecture APPLICATIONS**
- **Bandwidth: 40.7 MHz (210°C) Down-Hole Drilling**
- 
- **HD<sup>2</sup> : –96 dBc at 1 kHz**
- **•** HD<sub>3</sub>: –91.5 dBc at 1 kHz **3 APPLICATIONS**  $(1 V_{RMS}, R_L = 1 k\Omega)$  (210°C) **•** Controlled Baseline
- **Input Voltage Noise: 19.95 nV/√Hz (f = 100 kHz) One Assembly/Test Site**
- **Open-Loop Gain: 90 dB (typ) (210°C) One Fabrication Site**
- 
- **Temperature Range**(1)  **RRO—Rail-to-Rail Output**
- **Output Common-Mode Control (with Low Extended Product Life Cycle Offset and Drift) • Extended Product-Change Notification**
- -
	-
- **Power-Down Capability: 10 µA (typ) (210°C)**

- 
- **Slew Rate: 353.5 V/μs (210°C) High Temperature Environments**

## **(1 VRMS, R<sup>L</sup> = 1 kΩ) (210°C) SUPPORTS EXTREME TEMPERATURE**

- 
- 
- 
- **NRI—Negative Rail Input Available in Extreme (–55°C/210°C)**
	-
	-
- **Power Supply: Product Traceability**
	- **Voltage: 2.5 V (±1.25 V) to 3.3 V (±1.65 V) Texas Instruments high temperature products – Current: 1.4 mA/ch (3.3 V) utilize highly optimized silicon (die) solutions maximize performance over extended temperatures.**
		- (1) Custom temperature ranges available

## **DESCRIPTION**

The THS4521 is a very low-power, fully differential op amp with rail-to-rail output and an input common-mode range that includes the negative rail. This amplifier is designed for low-power data acquisition systems and highdensity applications where power dissipation is a critical parameter, and provides exceptional performance in audio applications.

The THS4521 features accurate output common-mode control that allows for dc-coupling when driving analog-todigital converters (ADCs). This control, coupled with an input common-mode range below the negative rail as well as rail-to-rail output, allows for easy interfacing between single-ended, ground-referenced signal sources. Additionally, this device is ideally suited for driving both successive-approximation register (SAR) and deltasigma ( $\Delta\Sigma$ ) ADCs using only a single 2.5-V to 3.3-V and ground power supply.

The THS4521 is characterized for operation from –55°C to 210°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







### **[www.ti.com](http://www.ti.com)** SBOS548D –APRIL 2011–REVISED MAY 2012



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 1 | 2 | 3 | 4 | 5 6 7  $12$  11 10 9 8 <sup>|</sup> **76.8 <sup>m</sup>**<sup>m</sup> 1 **75.8 m**m ½ ½ **922 m**m ½ 0.0 0.0 **809 m**m

## **BARE DIE INFORMATION**

**BACKSIDE BOND PAD BOND PAD DIE THICKNESS BACKSIDE FINISH POTENTIAL METALLIZATION COMPOSITION THICKNESS** 11 mils. Silicon with backgrind Floating Research Al-Cu (0.5%) 1380 nm

## **Table 1. Bond Pad Coordinates in Microns**



Copyright © 2011–2012, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS548D&partnum=THS4521-HT) 3

## **[THS4521-HT](http://www.ti.com/product/ths4521-ht?qgpn=ths4521-ht)**

## SBOS548D –APRIL 2011–REVISED MAY 2012 **[www.ti.com](http://www.ti.com)**

## **ORDERING INFORMATION(1)**



(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

## **ABSOLUTE MAXIMUM RATINGS(1)**

Over operating free-air temperature range (unless otherwise noted).



(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.

(2) Refer to [Figure 1](#page-6-0) for expected life time.

## **THERMAL CHARACTERISTICS FOR D PACKAGE**

over operating free-air temperature range (unless otherwise noted)



(1) Taken as per JESD51.

## **THERMAL CHARACTERISTICS FOR HKJ OR HKQ PACKAGE**

over operating free-air temperature range (unless otherwise noted)





## **ELECTRICAL CHARACTERISTICS: VS+ – VS– = 3.3 V**

At V<sub>S+</sub> = 3.3 V, V<sub>S–</sub> = 0 V, V<sub>OCM</sub> = open, V<sub>OUT</sub> = 2 V<sub>PP</sub> (differential), R<sub>L</sub> = 1 kΩ differential, G = 1 V/V, single-ended input, differential output, input and output referenced to midsupply, unless otherwise noted.



(1) Test levels: **(A)** 100% tested. **(B)** Limits set by characterization and simulation. **(C)** Typical value only for information.

(2) Not directly measureable; calculated using noise gain of 101.



## ELECTRICAL CHARACTERISTICS:  $V_{S+} - V_{S-} = 3.3 V$  (continued)

At V<sub>S+</sub> = 3.3 V, V<sub>S–</sub> = 0 V, V<sub>OCM</sub> = open, V<sub>OUT</sub> = 2 V<sub>PP</sub> (differential), R<sub>L</sub> = 1 kΩ differential, G = 1 V/V, single-ended input, differential output, input and output referenced to midsupply, unless otherwise noted.



(3) Input Offset Voltage Drift, Input Bias Current Drift and Input Offset Current Drift are average values calculated by taking data at -55°C and 125°C, computing the difference and dividing by 180. High temperature drift data is an average value calculated by taking data at - 55°C and 210°C, computing the difference and diving by 265.

(4) Continuous operation with high current loads at elevated temperature may affect product reliability. Refer to operating lifetime chart ([Figure 1](#page-6-0)).



## **[THS4521-HT](http://www.ti.com/product/ths4521-ht?qgpn=ths4521-ht)**

**[www.ti.com](http://www.ti.com)** SBOS548D –APRIL 2011–REVISED MAY 2012

## ELECTRICAL CHARACTERISTICS:  $V_{S+} - V_{S-} = 3.3 V$  (continued)

At V<sub>S+</sub> = 3.3 V, V<sub>S-</sub> = 0 V, V<sub>OCM</sub> = open, V<sub>OUT</sub> = 2 V<sub>PP</sub> (differential), R<sub>L</sub> = 1 kΩ differential, G = 1 V/V, single-ended input, differential output, input and output referenced to midsupply, unless otherwise noted.





- (1) See data sheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.
- <span id="page-6-0"></span>(4) Device is qualified to ensure reliable operation for 1000 hours at maximum rated temperature. This includes, but is not limited to temperature bake, temperature cycle, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits. For plastic package only.

## **Figure 1. THS4521SHKJ/SHKQ/SKGD1 Operating Life Derating Chart**

**EXAS NSTRUMENTS** 

SBOS548D –APRIL 2011–REVISED MAY 2012 **[www.ti.com](http://www.ti.com)**

## **DEVICE INFORMATION**





HKQ as formed or HKJ mounted dead bug

## **TERMINAL FUNCTIONS**



XAS ..<br>RUMENTS

**[www.ti.com](http://www.ti.com)** SBOS548D –APRIL 2011–REVISED MAY 2012

## **TYPICAL CHARACTERISTICS**

## **Table of Graphs**<sup>(1)</sup>**:**  $V_{S+} - V_{S-} = 3.3 V$



(1) Graphs are plotted for room temperature only and are given only for reference.



## **TYPICAL CHARACTERISTICS: VS+ – VS– = 3.3 V**

At V<sub>S+</sub> = +3.3 V, V<sub>S-</sub> = 0 V, V<sub>OCM</sub> = open, V<sub>OUT</sub> = 2 V<sub>PP</sub> (differential), R<sub>L</sub> = 1 kΩ differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted. Graphs are plotted for room temperature only and are given only for reference.

<span id="page-9-0"></span>





<span id="page-9-1"></span>

 $-0.5$  $-1.0$  $-1.5$  $-2.0$ 

Ŝ





0 100 200 300 400 500 600 800 900 1 k Time (ns)

<span id="page-9-2"></span> $-1$ 2 - 3 -  $-4$ 

 $\rm V_{S+}$  = 3.3 V  $G = 2 V/V$  $R_F = 1 \text{ k}\Omega$  $R_1 = 200 \Omega$ 

0 5 k 10 k 15 k 20 k 25 k 30 k 35 k Frequency (Hz)

80 - 90 -  $-100$  $-110$  $-120$  $-130$  $-140$ 



## **[THS4521-HT](http://www.ti.com/product/ths4521-ht?qgpn=ths4521-ht)**

**[www.ti.com](http://www.ti.com)** SBOS548D –APRIL 2011–REVISED MAY 2012

## TYPICAL CHARACTERISTICS:  $V_{S+} - V_{S-} = 3.3 V$  (continued)

At V<sub>S+</sub> = +3.3 V, V<sub>S-</sub> = 0 V, V<sub>OCM</sub> = open, V<sub>OUT</sub> = 2 V<sub>PP</sub> (differential), R<sub>L</sub> = 1 kΩ differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted. Graphs are plotted for room temperature only and are given only for reference.

<span id="page-10-0"></span>





<span id="page-10-1"></span>

**vs GAIN AT 1 MHZ vs LOAD AT 1 MHZ**





## TYPICAL CHARACTERISTICS:  $V_{S+} - V_{S-} = 3.3 V$  (continued)

At V<sub>S+</sub> = +3.3 V, V<sub>S–</sub> = 0 V, V<sub>OCM</sub> = open, V<sub>OUT</sub> = 2 V<sub>PP</sub> (differential), R<sub>L</sub> = 1 kΩ differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted. Graphs are plotted for room temperature only and are given only for reference.

<span id="page-11-0"></span>

**vs VOCM AT 1 MHZ vs FREQUENCY**  $-10$  $= 3.3 V$  $\rm V_{S+}$  $-20$  $G = 1$  V/V Intermodulation Distortion (dBc) Intermodulation Distortion (dBc)  $R_F = 1 k\Omega$ 30 -  $R_L = 1 k\Omega$  $-40$  $\rm V_{OUT}$  = 2.0  $\rm V_{PP}$ .<br>Second  $-50$ envelope Intermodulatio 60 -  $-70$ Third 80 - Intermodulation -90  $-100$  $-110$ 1 10 100 Frequency (MHz)

<span id="page-11-1"></span>

SINGLE-ENDED OUTPUT VOLTAGE SWING MAIN AMPLIFIER DIFFERENTIAL OUTPUT IMPEDANCE **vs LOAD RESISTANCE vs FREQUENCY**



**EXAS NSTRUMENTS** 

## **[www.ti.com](http://www.ti.com)** SBOS548D –APRIL 2011–REVISED MAY 2012

**[THS4521-HT](http://www.ti.com/product/ths4521-ht?qgpn=ths4521-ht)**

## TYPICAL CHARACTERISTICS:  $V_{S+} - V_{S-} = 3.3 V$  (continued)

At V<sub>S+</sub> = +3.3 V, V<sub>S-</sub> = 0 V, V<sub>OCM</sub> = open, V<sub>OUT</sub> = 2 V<sub>PP</sub> (differential), R<sub>L</sub> = 1 kΩ differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted. Graphs are plotted for room temperature only and are given only for reference.

<span id="page-12-1"></span><span id="page-12-0"></span>

<span id="page-12-2"></span>Copyright © 2011–2012, Texas Instruments Incorporated [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS548D&partnum=THS4521-HT) 13



## TYPICAL CHARACTERISTICS:  $V_{S+} - V_{S-} = 3.3 V$  (continued)

At V<sub>S+</sub> = +3.3 V, V<sub>S–</sub> = 0 V, V<sub>OCM</sub> = open, V<sub>OUT</sub> = 2 V<sub>PP</sub> (differential), R<sub>L</sub> = 1 kΩ differential, G = 1 V/V, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted. Graphs are plotted for room temperature only and are given only for reference.

<span id="page-13-2"></span><span id="page-13-1"></span><span id="page-13-0"></span>



EXAS **INSTRUMENTS** 

## **TEST CIRCUITS**

<span id="page-14-1"></span>The THS4521 is tested with the test circuits shown in this section; all circuits are built using the available **<sup>R</sup><sup>L</sup> <sup>R</sup><sup>O</sup> <sup>R</sup>OT Atten** THS4521 evaluation module (EVM). For simplicity, power-supply decoupling is not shown; see the layout in the [Applications](#page-17-0) section for recommendations. Depending on the test conditions, component values change in accordance with [Table 2](#page-14-0) and [Table 3,](#page-14-1) or as otherwise noted. In some cases the signal 1. Total load includes  $50-\Omega$  termination by the test denerators used are ac-coupled and in others they equipment. Components are chosen to achieve generators used are ac-coupled and in others they dc-coupled 50-Ω sources. To balance the amplifier load and 50-Ω line termination through a 1:1<br>when ac-coupled a 0.22-uF capacitor and 49.9-O transformer. when ac-coupled, a 0.22- $\mu$ F capacitor and 49.9- $\Omega$ resistor to ground are inserted across  $R_{IT}$  on the alternate input; when dc-coupled, only the  $49.9-\Omega$  **Frequency Response** resistor to ground is added across  $R_{\text{IT}}$ . A split power supply is used to ease the interface to common test<br>equipment, but the amplifier can be operated in a<br>equipment, but the amplifier can be operated in a single-supply configuration as described in the An HP network analyzer is used as the signal source [Applications](#page-17-0) section with no impact on performance. and the measurement device. The output impedance<br>Also, for most of the tests, except as noted, the of the HP network analyzer is is dc-coupled and is Also, for most of the tests, except as noted, the of the HP network analyzer is is dc-coupled and is devices are tested with single-ended inputs and a  $=$  50  $\Omega$ . R<sub>IT</sub> and R<sub>G</sub> are chosen to impedance-match to devices are tested with single-ended inputs and a  $50$  Ω. R<sub>IT</sub> and R<sub>G</sub> are chosen to impedance-match to transformer on the output to convert the differential  $50$  O and maintain the proper gain. To balance the transformer on the output to convert the differential 50 Ω and maintain the proper gain. To balance the output to single-ended because common lab test amplifier. a 49.9-Ω resistor to ground is inserted equipment has single-ended inputs and outputs.  $\frac{1}{2}$  across R<sub>IT</sub> on the alternate input. Similar or better performance can be expected with

As a result of the voltage divider on the output formed resistor and referred to the amplifier output by adding<br>by the load component values, the amplifier output is back the 0.42-dB because of the voltage divider on attenuated. The **Atten** column in [Table 3](#page-14-1) shows the the output. attenuation expected from the resistor divider. When using a transformer at the output (as shown in [Figure 28](#page-15-0)), the signal sees slightly more loss because of transformer and line loss; these numbers are approximate.

**Table 2. Gain Component Values for Single-Ended Input(1)**

<span id="page-14-0"></span>

Gain	RF	$R_G$	$R_{IT}$
1 V/V	1 k $\Omega$	1 k $\Omega$	52.3 $\Omega$
$2$ V/V	1 k $\Omega$	487 $\Omega$	53.6 $\Omega$
5 V/V	1 k $\Omega$	187 $\Omega$	59.0 $\Omega$
10 V/V	1 k $\Omega$	$86.6 \Omega$	$69.8\Omega$

<span id="page-14-2"></span>**Figure 27. Frequency Response Test Circuit** 1. Gain setting includes 50-Ω source impedance. Components are chosen to achieve gain and 50-

Ω input termination.

### **Overview Table 3. Load Component Values For 1:1 Differential to Single-Ended Output Transformer(1)**



amplifier, a 49.9- $Ω$  resistor to ground is inserted

The output is probed using a Tektronix high-<br>differential inputs and outputs.<br>As a result of the voltage divider on the output formed<br>high-<br>resistor and referred to the amplifier output by adding back the 0.42-dB because of the voltage divider on



**Time, Output Impedance, Overdrive, Output** The circuit shown in [Figure 28](#page-15-0) is used to measure **Voltage, and Turn-On/Turn-Off Time** harmonic and intermodulation distortion of the amplifier. The circuit shown in [Figure 29](#page-15-1) is used to measure amplifier.

 $R_{IT}$  and  $R_G$  are chosen to impedance match to 50  $\Omega$  replacing the 0.22-μF capacitor with a 49.9- $\Omega$ <br>and maintain the proper gain. To balance the resistor For output impedance the signal is injected and maintain the proper gain. To balance the resistor. For output impedance, the signal is injected amplifier, a 0.22-μF capacitor and 49.9- $\Omega$  resistor to at V<sub>OUT</sub> with V<sub>IN</sub> open; the drop across the 2x 49.9- $\Omega$  grou

A low-pass filter is inserted in series with the input to seen looking into the amplifier output. reduce harmonics generated at the signal source. The level of the fundamental is measured and then a high-pass filter is inserted at the output to reduce the fundamental so it does not generate distortion in the input of the spectrum analyzer.

The transformer used in the output to convert the signal from differential to single-ended is an ADT1–1WT. It limits the frequency response of the circuit so that measurements cannot be made below approximately 1 MHz.

<span id="page-15-1"></span>

<span id="page-15-0"></span>**Figure 28. Distortion Test Circuit**

# **Distortion Slew Rate, Transient Response, Settling**

An HP signal generator is used as the signal source<br>and the output is measured with a Rhode and<br>Schwarz spectrum analyzer. The output impedance and amplifier turn-on/turn-off time. Turn-on and turn-<br>of the HP signal gener resistors is then used to calculate the impedance



**Figure 29. Slew Rate, Transient Response, Settling Time, Output Impedance, Overdrive** Recovery, V<sub>OUT</sub> Swing, and Turn-On/Turn-Off Test **Circuit**

16 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS548D&partnum=THS4521-HT) Copyright © 2011–2012, Texas Instruments Incorporated



**[www.ti.com](http://www.ti.com)** SBOS548D –APRIL 2011–REVISED MAY 2012

## **Common-Mode and Power-Supply Rejection** V<sub>OCM</sub> Input

The circuit shown in [Figure 30](#page-16-0) is used to measure the The circuit illustrated in [Figure 32](#page-16-1) is used to measure CMRR. The signal from the network analyzer is the frequency response and input impedance of the applied common-mode to the input. [Figure 31](#page-16-2) is used  $V_{OCM}$  input. Frequency response is measured using a to measure the PSRR of  $V_{S+}$  and  $V_{S-}$ . The power Tektronix high-impedance differential probe, with to measure the PSRR of  $V_{S+}$  and  $V_{S-}$ . The power supply under test is applied to the network analyzer dc offset input. For both CMRR and PSRR, the output is probed using a Tektronix high-impedance is probed using a Tektronix high-impedance  $499\Omega$  resistors, with respect to ground. The input differential probe across the 953-Ω resistor and impedance is measured using a Tektronix highreferred to the amplifier output by adding back the impedance differential probe at the V<sub>OCM</sub> input with 0.42-dB as a result of the voltage divider on the R<sub>CM</sub> = 10 kQ and the drop across the 10-kQ resistor 0.42-dB as a result of the voltage divider on the  $R_{CM} = 10 \text{ k}\Omega$  and the drop across the 10-kΩ resistor output. For these tests, the resistors are matched for is used to calculate the impedance seen looking into best results.  $t_{\text{OCM}}$  input.



**Figure 30. CMRR Test Circuit**

<span id="page-16-1"></span><span id="page-16-0"></span>

 $R_{CM} = 0 \Omega$  at the common point of V<sub>OUT+</sub> and V<sub>OUT-</sub>, formed at the summing junction of the two matched is used to calculate the impedance seen looking into

The circuit shown in [Figure 33](#page-16-3) measures the transient response and slew rate of the  $V_{OCM}$  input. A 1-V step input is applied to the  $V_{OCM}$  input and the output is measured using a 50-Ω oscilloscope input referenced back to the amplifier output.



**Figure 32. V<sub>OCM</sub>** Input Test Circuit



<span id="page-16-3"></span><span id="page-16-2"></span>**Figure 31. PSRR Test Circuit Figure 33. V<sub>OCM</sub> Transient Response and Slew Rate Test Circuit**

Texas **INSTRUMENTS** 

## **APPLICATION INFORMATION**

<span id="page-17-0"></span>The following circuits show application information for the THS4521. For simplicity, power-supply decoupling capacitors are not shown in these diagrams; see the *[EVM and Layout](#page-20-0)* [Recommendations](#page-20-0) section for suggested guidelines. For more details on the use and operation of fully differential op amps, refer to the Application Report [Fully-Differential Amplifiers](http://www.ti.com/lit/pdf/sloa054) [\(SLOA054\),](http://www.ti.com/lit/pdf/sloa054) available for download from the TI web site at [www.ti.com.](http://www.ti.com)

## **Differential Input to Differential Output Amplifier**

The THS4521 is fully-differential operational amplifiers that can be used to amplify differential input signals to differential output signals. [Figure 34](#page-17-1) shows a basic block diagram of the circuit ( $V_{OCM}$  and **Figure 35. Single-Ended Input to Differential**<br>**PD** inputs not shown). The gain of the circuit is set by **Culture Concept Concept Culture Concept** PD inputs not shown). The gain of the circuit is set by  $R_F$  divided by  $R_G$ .

<span id="page-17-3"></span>

<span id="page-17-2"></span><span id="page-17-1"></span>**Figure 34. Differential Input to Differential Output**

The THS4521 can also amplify and convert singleended input signals to differential output signals. the input common-mode voltage of the source. [Figure 35](#page-17-3) illustrates a basic block diagram of the circuit (V<sub>OCM</sub> and PD inputs not shown). The gain of **Setting the Output Common-Mode Voltage** the circuit is again set by  $R_F$  divided by  $R_G$ .



## **Input Common-Mode Voltage Range**

The input common-mode voltage of a fully-differential op amp is the voltage at the **+** and **–** input pins of the device.

It is important to not violate the input common-mode voltage range ( $V_{ICR}$ ) of the op amp. Assuming the op amp is in linear operation, the voltage across the input pins is only a few millivolts at most. Therefore, finding the voltage at one input pin determines the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by [Equation 1:](#page-17-2)

al Input to Differential Output	\n $\left( V_{\text{OUT}+} \times \frac{R_{\text{G}}}{R_{\text{G}} + R_{\text{F}}} \right) + \left( V_{\text{IN}-} \times \frac{R_{\text{F}}}{R_{\text{G}} + R_{\text{F}}} \right)$ \n
---------------------------------	--

**Single-Ended Input to Differential Output** To determine the V<sub>ICR</sub> of the op amp, the voltage at the negative input is evaluated at the extremes of  $V_{\text{OUT+}}$ . As the gain of the op amp increases, the input The THS4521 ca

The output common-model voltage is set by the voltage at the  $V_{OCM}$  pin. The internal common-mode control circuit maintains the output common-mode voltage within 5-mV offset (typ) from the set voltage. If left unconnected, the common-mode set point is set to midsupply by internal circuitry, which may be overdriven from an external source.



### **[www.ti.com](http://www.ti.com)** SBOS548D –APRIL 2011–REVISED MAY 2012

[Figure 36](#page-18-0) represents the V<sub>OCM</sub> input. The internal **Single-Supply Operation** V<sub>OCM</sub> circuit has typically 23 MHz of  $-3$  dB bandwidth,  $\tau_{\text{D}}$  focilitate testing with sem  $V_{\text{OCM}}$  circuit has typically 23 MHz of  $-3$  dB bandwidth,<br>which is required for best performance, but it is<br>intended to be a dc bias input pin. A 0.22- $\mu$ F bypass<br>capacitor is recommended on this pin to reduce<br>noise.

<span id="page-18-1"></span>
$$
I_{\text{EXT}} = \frac{2V_{\text{OCM}} - (V_{\text{S+}} - V_{\text{S-}})}{50 \text{ k}\Omega}
$$

where:

•  $V_{OCM}$  is the voltage applied to the  $V_{OCM}$  pin (2)



**Figure 36. V<sub>OCM</sub> Input Circuit** 

## <span id="page-18-2"></span><span id="page-18-0"></span>**Typical Performance Variation with Supply Voltage Figure 37. THS4521 DC-Coupled Single-Supply**

**with Single-Ended Inputs** The THS4521 provides excellent performance across the specified power-supply range of 2.5 V to 3.3 V with only minor variations. The input and output The input common-mode voltage range of the voltage ranges track with the power THS4521 is designed to include the negative supply voltage compliance ranges track with the power supply in nearly a 1:1 correlation. Other changes can voltage. In the circuit shown in [Figure 37](#page-18-2), the signal be observed in slew rate, output current drive, open-<br>loop gain, bandwidth, and distortion.<br>external control source or, if left unconnected, the

[Figure 37](#page-18-2) shows a dc-coupled single-supply circuit with single-ended inputs. This circuit can also be applied to differential input sources.



external control source or, if left unconnected, the internal circuit defaults to midsupply. Together with the input impedance of the amplifier circuit,  $R_{IT}$ provides input termination, which is also referenced to ground.

Note that  $R_{IT}$  and optional matching components are added to the alternate input to balance the impedance at signal input.



## **Low-Power Applications and the Effects of Driving Capacitive Loads**

increase the gain setting resistors values to limit capacitive loads greater than 1 pF, it is recommended current consumption and not load the source. Using to use small resistors  $(R<sub>O</sub>)$  in series with the output, larger value resistors lowers the bandwidth of the placed as close to the device as possible. Without THS4521 as a result of the interactions between the  $R<sub>O</sub>$ , capacitance on the output interacts with the resistors, the device parasitic capacitance, and output impedance of the amplifier and causes phase resistors, the device parasitic capacitance, and printed circuit board (PCB) parasitic capacitance.



**Figure 38. THS4521 Frequency Response with Various Gain Setting and Load Resistor Values**

The THS4521 is designed for a nominal capacitive For low-power operation, it may be necessary to load of 1 pF on each output to ground. When driving placed as close to the device as possible. Without shift in the loop gain of the amplifier that reduces the phase margin. This reduction in phase margin results<br>in frequency response peaking; overshoot, in frequency response peaking; overshoot, undershoot, and/or ringing when a step or squarewave signal is applied; and may lead to instability or oscillation. Inserting  $R<sub>O</sub>$  isolates the phase shift from the loop gain path and restores the phase margin, but it also limits bandwidth.





<span id="page-20-0"></span>**[www.ti.com](http://www.ti.com)** SBOS548D –APRIL 2011–REVISED MAY 2012

## **LAYOUT RECOMMENDATIONS**

It is recommended to follow the layout of the external components near to the amplifier, ground plane construction, and power routing as closely as possible. Follow these general guidelines:

- 1. Signal routing should be direct and as short as possible into and out of the op amp circuit.
- 2. The feedback path should be short and direct.
- 3. Ground or power planes should be removed from directly under the amplifier input and output pins.
- 4. An output resistor is recommended in each output lead, placed as near to the output pins as possible.
- 5. Two 0.1-μF power-supply decoupling capacitors should be placed as near to the power-supply pins as possible.
- 6. Two 10-μF power-supply decoupling capacitors should be placed within 1 inch of the device and can be shared among multple analog devices.
- 7. A 0.22-µF capacitor should be placed between the  $V_{\text{OCM}}$  input pin and ground near to the pin. This capacitor limits noise coupled into the pin.
- 8. The PD pin uses TTL logic levels; a bypass capacitor is not necessary if actively driven, but can be used for robustness in noisy environments whether driven or not.



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

www.ti.com 4-Feb-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **OTHER QUALIFIED VERSIONS OF THS4521-HT :**

<sub>●</sub> Catalog: [THS4521](http://focus.ti.com/docs/prod/folders/print/ths4521.html)

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

## **TEXAS NSTRUMENTS**

www.ti.com www.ti.com 3-Jun-2022

## **TUBE**



## **B - Alignment groove width**

### \*All dimensions are nominal



HKJ (R-CDFP-F8)

CERAMIC DUAL FLATPACK



- All linear dimensions are in inches (millimeters).<br>This drawing is subject to change without notice.
	- **B.**  $C.$ This package can be hermetically sealed with a metal lid.
	- D. The terminals will be gold plated.



HKQ (R-CDFP-G8)

CERAMIC GULL WING



- A. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice.
	- **B.**  $C.$ This package can be hermetically sealed with a metal lid.
	-
	- D. The terminals will be gold plated.<br>E. Lid is not connected to any lead.





## **PACKAGE OUTLINE**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## **EXAMPLE BOARD LAYOUT**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## **EXAMPLE STENCIL DESIGN**

## **D0008A SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated