

SG1524B/SG2524B/SG3524B
Datasheet
Regulating Pulse Width Modulator

July 2018



Contents

1	Revision History	1
1.1	Revision 2.0	1
1.2	Revision 1.4	1
1.3	Revision 1.1	1
2	Product Overview	2
2.1	Features	2
2.2	High Reliability Features	2
2.3	Block Diagram	3
3	Electrical Specifications	4
3.1	Recommended Operating Conditions	6
3.2	Typical Performance Curves	7
3.3	Absolute Maximum Ratings	8
4	Package Information	9
4.1	Thermal Data	13
5	Ordering Information	14

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 2.0

Revision 2.0 was published in July 2018. In revision 2.0 of this document, the format was updated to the latest template. The following is the summary of changes in revision 2.0 of this document

- Corrected a typo in the title of the document.
- Formatting edits were done.

1.2 Revision 1.4

Revision 1.4 was published in December 2014. The following is the summary of changes in revision 1.4 of this document.

- Corrected a typo in the [Features \(see page 2\)](#) section.
- Corrected a typo in the [Ordering Information \(see page 14\)](#) section.

1.3 Revision 1.1

Revision 1.1 was published in February 1994. It was the first publication of this document.

2 Product Overview

The SG1524B is a pulse width modulator for switching power supplies, that gives improved performance over industry standards, like the SG1524. This is a direct pin-for-pin replacement for the earlier device, and combines advanced processing techniques and circuit design to provide improved reference accuracy, and extended common mode range at the error amplifier and current limit inputs. A DC-coupled flip-flop eliminates triggering and glitch problems, and a pulse width modulator data latch prevents edge oscillations. The circuit incorporates true digital shutdown for high speed response, while an under voltage lockout circuit prevents spurious outputs when the supply voltage is too low for stable operation. Full double-pulse suppression logic insures alternating output pulses when the shutdown pin is used for pulse-by-pulse current limiting. SG1524B is specified for operation over the full military ambient temperature range of $-55\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$. It is characterized for the industrial range of $-25\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$, and is designed for the commercial range of $0\text{ }^{\circ}\text{C}$ to $70\text{ }^{\circ}\text{C}$.

2.1 Features

The main features of SG1524B are as follows.

- 7 V to 40 V operation
- 5 V reference trimmed to $\pm 1\%$
- 100 Hz to 400 kHz oscillator range
- Excellent external sync capability
- Dual 100 mA output transistors
- Wide current limit common mode range
- DC-coupled toggle flip-flop
- PWM data latch
- Undervoltage lockout
- Full double pulse suppression logic
- 60 V output collectors

2.2 High Reliability Features


The high reliability features of SG1524B are as follows.

- Available to MIL-STD-883
- MSC-AMS level "S" processing available
- Available to DSCC-standard microcircuit drawing (SMD)

2.3 Block Diagram

The following figure shows the block diagram of SG1524B.

Figure 1 • SG1524B Block Diagram



3 Electrical Specifications

This section shows the electrical characteristics of SG1524B/SG2524B/SG3524B. If not specified, these specifications apply over the operating ambient temperatures for SG1524B with $-55\text{ }^{\circ}\text{C} \leq T_A \leq 125\text{ }^{\circ}\text{C}$, SG2524B with $-25\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, SG3524B with $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$, and $V_{IN} = 20\text{ V}$. Low duty cycle pulse testing techniques are used, that maintain junction and case temperatures equal to the ambient temperature.

The following table shows the parameters and test conditions of SG1524B/SG2524B/SG3524B.

Table 1 • Electrical Characteristics

Parameter	Test Conditions	SG1524B/2524B			SG3524B			Units
		Min	Typical	Max	Min	Typical	Max	
Reference Section ($I_L = 0\text{ mA}$)								
Output voltage	$T_I = 25\text{ }^{\circ}\text{C}$	4.95	5.00	5.05	4.90	5.00	5.10	V
Line regulation	$V_{IN} = 7\text{ V to }40\text{ V}$		3	20		3	30	mV
Load regulation	$I_L = 0\text{ mA to }20\text{ mA}$		5	30		5	50	mV
Temperature stability ¹	Over operating temperature range		15	50		15	50	mV
Total output voltage range	Over line, load and temperature	4.90		5.10	4.80		5.20	V
Short circuit current	$V_{REF} = 0\text{ V}$	25	50	120	25	50	120	mA
Undervoltage Lockout Section								
Threshold voltage		4.3	4.5	4.7	4.2	4.5	4.9	V
Oscillator Section ($F_{osc} = 45\text{ kHz}$, $R_T = 2700\text{ }\Omega$, $C_T = 0.01\text{ }\mu\text{F}$)								
Initial accuracy	$T_I = 25\text{ }^{\circ}\text{C}$	42	45	48	40	45	50	kHz
Voltage stability	$V_{IN} = 7\text{ V to }40\text{ V}$		0.1	1		0.1	1	%
Temperature stability ¹	Over operating range		1	2		1	2	%
Minimum frequency ¹	$R_T = 150\text{ k}\Omega$, $C_T = 0.1\text{ }\mu\text{F}$		50	140		400	120	Hz
Maximum frequency	$R_T = 2\text{ k}\Omega$, $C_T = 470\text{ pF}$	400	600		400	600		kHz
Sawtooth peak voltage	$V_{IN} = 40\text{ V}$		3.5	3.9		3.5	3.9	V
Sawtooth valley voltage	$V_{IN} = 7\text{ V}$	0.6	1		0.6	1		V
Clock amplitude		3.0	4.0		3.0	4.0		V
Clock pulse width		0.2	0.5	1.2	0.2	0.5	1.2	μs
Error Amplifier Section ($V_{CM} = 2.3\text{ V to }V_{REF}$)								
Input offset voltage	$R_S \leq 2\text{ k}\Omega$		0.5	5		2	10	mV
Input bias current			1	5		1	10	μA

Parameter	Test Conditions	SG1524B/2524B		SG3524B		Units		
Input offset current		1		1		μA		
DC open loop gain	$R_L \geq 10\text{ M}\Omega$	60	78	60	78	dB		
Output low level	$I_{\text{SINK}} = 100\ \mu\text{A}$ $V_{\text{PIN 1}} - V_{\text{PIN 2}} \geq 150\text{ mV}$	0.2	0.5	0.2	0.5	V		
Output high level	$I_{\text{SOURCE}} = 100\ \mu\text{A}$ $V_{\text{PIN 2}} - V_{\text{PIN 1}} \geq 150\text{ mV}$	3.8	4.2	3.8	4.2	V		
Common mode rejection	$V_{\text{CM}} = 2.3\text{ V to }V_{\text{REF}}$	70	90	70	90	dB		
Supply voltage rejection	$V_{\text{IN}} = 7\text{ V to }40\text{ V}$	76	100	76	100	dB		
Gain-bandwidth product ¹	$T_I = 25\text{ }^\circ\text{C}$	1	2	1	2	MHz		
P.W.M. Comparator ($F_{\text{OSC}} = 45\text{ kHz}$, $R_T = 2700\ \Omega$, $C_T = 0.01\ \mu\text{F}$)								
Minimum duty cycle	$V_{\text{COMP}} = 0.5\text{ V}$	0		0		%		
Maximum duty cycle	$V_{\text{COMP}} = 3.9\text{ V}$	45	49	45	49	%		
Current Limit Amplifier Section ($V_{\text{CM}} = 0\text{ V to }17.5\text{ V}$)								
Sense voltage		180	200	220	170	200	230	mV
Input bias current			-3	-10		-3	-10	μA
Shutdown Input Section								
High input voltage		2.0		2.0		V		
High input current	$V_{\text{SHUTDOWN}} = 5\text{ V}$	0.10	0.1	11	0.10	0.1	11	mA
Low input voltage		0.6		0.6				
Output Section for each Transistor								
Collector leakage current	$V_{\text{CE}} = 60\text{ V}$	50		50		μA		
Collector saturation voltage	$I_C = 10\text{ mA}$ $I_C = 100\text{ mA}$	0.2	0.4	0.2	0.4	V		
Emitter output voltage	$I_E = 10\text{ mA}$ $I_E = 100\text{ mA}$	17.5	19	17.5	19	V		
Emitter voltage rise time ¹	$R_E = 2\text{ k}\Omega$, $T_A = 25\text{ }^\circ\text{C}$	0.2	0.5	0.2	0.5	μs		
Collector voltage fall time	$R_C = 2\text{ k}\Omega$, $T_A = 25\text{ }^\circ\text{C}$	0.1	0.2	0.1	0.2	μs		
Power Consumption								
Standby current	$V_{\text{IN}} = 40\text{ V}$, $V_{\text{SHUTDOWN}} = 2.0\text{ V}$	5	12	5	12	mA		

Note:

1. These parameters, although guaranteed over the recommended operating conditions, are not tested in production.

3.1 Recommended Operating Conditions

The following table shows recommended operating conditions of SG1524B/SG2524B/SG3524B. Here, the operating conditions refer to ranges over which the device is functional.

Table 2 • Recommended Operating Conditions

Parameter	Value	Unit
Input voltage (V_{IN})	7 to 40	V
Collector voltage	0 to 60	V
Error A common mode range	2.3 to V_{REF}	V
Current limit sense common mode range	0 to V_{IN} to 2.5 V	V
Output current (each transistor)	0 to 100	mA
Reference load current	0 to 20	mA
Oscillator charging current	25 to 1.8	μ A/mA
Oscillator frequency range	100 to 400	Hz/kHz
Oscillator timing resistor (R_T)	2 to 150	k Ω
Oscillator timing capacitor (C_T)	1 to 0.1	nF/ μ F
Operating Ambient Temperature Range		
SG1524B	-55 to 125	$^{\circ}$ C
SG2524B	-25 to 85	$^{\circ}$ C
SG3524B	0 to 70	$^{\circ}$ C

3.2 Typical Performance Curves

The following figures show characteristic curves of SG1524B. The conditions are, $V_{IN} = 20\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$.

Figure 2 • Oscillator Frequency vs. Timing Resistor and Capacitor




Figure 3 • SG1524B Dead Times vs. Timing Capacitance ($R_T = 2.7\text{ k}\Omega$)





Figure 4 • SG1524B Error Amplitude Voltage Gain vs. Frequency over R_f 

3.3 Absolute Maximum Ratings

The following table shows the absolute maximum ratings of SG1524B/SG2524B/SG3524B. The absolute maximum ratings refer to values beyond which damage may occur.

Table 3 • Absolute Maximum Ratings

Parameter	Value	Units
Input voltage (+V _{IN})	42	V
Collector voltage	60	V
Logic inputs	-0.3 to 5.5	V
Current limit sense inputs	-0.3 to V _{IN}	V
Output current (each transistor)	200	mA
Reference load current	50	mA
Oscillator charging current	5	mA
Operating Junction Temperature		
Hermetic (J, and L Packages)	150	°C
Plastic (N, and DW Packages)	150	°C
Storage temperature range	-65 to 150	°C
Lead temperature (soldering, 10 seconds)	300	°C
RoHS peak package solder reflow temperature (40 seconds maximum exposure)	260 (0, -5)	°C

4 Package Information

This section shows the package outline dimensions and thermal specifications of SG1524B/SG2524B/SG3524B. Controlling dimensions are in inches, and metric equivalents are shown for general information.

The following figure and table show DW 16-pin SOWB package and its dimensions. Dimensions do not include protrusions and should not exceed 0.155 mm (0.006 in.) on any side. Lead dimension should not include solder coverage.

Figure 5 • DW 16-Pin SOWB Package




Table 4 • DW 16-Pin SOWB Package Dimensions

Dimensions	Millimeters		Inches	
	Minimum	Maximum	Minimum	Maximum
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
A2	1.25	1.52	0.049	0.060
b	0.33	0.51	0.013	0.020
c	0.19	0.25	0.007	0.010
D	9.78	10.01	0.385	0.394
E	5.79	6.20	0.228	0.244
e	1.27 BSC		0.050 BSC	
H	3.81	4.01	0.150	0.158
L	0.40	1.27	0.016	0.050
Θ	0	8	0	8
Lead coplanarity	-	0.10	-	0.004

The following figure and table show N 16-pin plastic dual inline package and its dimensions. Dimensions do not include protrusions and should not exceed 0.155 mm (0.006 in.) on any side. Lead dimension should not include solder coverage.

Figure 6 • N 16-Pin Plastic Dual Inline Package




Table 5 • N 16-Pin Plastic Dual Inline Package Dimensions

Dimensions	Millimeters		Inches	
	Minimum	Maximum	Minimum	Maximum
A	-	5/08	-	0.200
A1	0.38	0.51	0.015	0.040
A2	3.30 typical		0.130 typical	
b	0.38	0.51	0.015	0.020
b2	0.76	1.52	0.030	0.060
c	0.20	0.38	0.008	0.015
D	18.54	20.57	0.730	0.810
e	2.54 BSC		0.100 BSC	
E1	6.10	6.60	0.240	0.260
E	7.62 BSC		0.300 BSC	
L	3.05	-	0.120	-
θ	-	15°	-	15°

The following figure and table show J 16-pin ceramic dual inline package and its dimensions. Dimensions do not include protrusions and should not exceed 0.155 mm (0.006 in.) on any side. Lead dimension should not include solder coverage.

Figure 7 • J 16-Pin Ceramic Dual Inline Package




Table 6 • J 16-Pin Ceramic Dual Inline Package Dimensions

Dimensions	Millimeters		Inches	
	Minimum	Maximum	Minimum	Maximum
A	-	5.08	-	0.200
b	0.38	0.51	0.015	0.020
b2	1.04	1.65	0.045	0.065
c	0.20	0.38	0.008	0.015
D	19.30	19.94	0.760	0.785
E	5.59	7.11	0.220	0.280
e	2.54 BSC		0.100 BSC	
eA	7.37	7.87	0.290	0.310
H	0.63	1.78	0.025	0.070
L	3.18	5.08	0.125	0.200
α	-	15°	-	15°
Q	0.51	1.02	0.020	0.040

The following figure and table show L 20-pin ceramic leadless chip carrier (LCC) package and its outline dimensions. All exposed metalized area should be gold plated, 60 micro-inch minimum thickness over nickel plated base, if not specified in purchase order.

Figure 8 • L 20-Pin Ceramic Leadless Chip Carrier (LCC) Package




Table 7 • L 20-Pin Ceramic Leadless Chip Carrier (LCC) Package Outline Dimensions

DIM	Millimeters		Inches	
	Minimum	Maximum	Minimum	Maximum
D/E	8.64	9.14	0.340	0.360
E3	-	8.128	-	0.320
e	1.270 BSC		0.050 BSC	
B1	0.635 typical		0.025 typical	
L	1.02	1.52	0.040	0.060
A	1.626	2.286	0.064	0.090
h	1.016 typical		0.040 typical	
A1	1.372	1.68	0.054	0.066
A2	-	1.168	-	0.046
L2	1.91	2.41	0.075	0.95
B3	0.203 R		0.008 R	

4.1 Thermal Data

The following table shows the thermal data specifications of SG1524B/SG2524B/SG3524B.

Table 8 • Thermal Data Specifications

Parameter	Value	Units
J Package		
Thermal resistance-junction to case, θ_{JC}	30	$^{\circ}\text{C}/\text{W}$
Thermal resistance-junction to ambient, θ_{JA}	80	$^{\circ}\text{C}/\text{W}$
N Package		
Thermal resistance-junction to case, θ_{JC}	40	$^{\circ}\text{C}/\text{W}$
Thermal resistance-junction to ambient, θ_{JA}	65	$^{\circ}\text{C}/\text{W}$
DW Package		
Thermal resistance-junction to case, θ_{JC}	40	$^{\circ}\text{C}/\text{W}$
Thermal resistance-junction to ambient, θ_{JA}	95	$^{\circ}\text{C}/\text{W}$
L Package		
Thermal resistance-junction to case, θ_{JC}	35	$^{\circ}\text{C}/\text{W}$
Thermal resistance-junction to ambient, θ_{JA}	120	$^{\circ}\text{C}/\text{W}$


Notes:

- Junction temperature calculation: $T_J = T_A + (P_D \times \theta_{JA})$.
- The above numbers for θ_{JC} are maximum for the limiting thermal resistance of the package in a standard mounting configuration. The θ_{JA} numbers are meant to be guidelines for the thermal performance of the device or pc-board system. All of the them assume no ambient airflow.

5 Ordering Information

The following figures and tables show the connection diagrams and ordering information of SG1524B.

Figure 9 • 16-Pin Dual Inline Package




- N Package: RoHS complaint/Pb-free transition DC: 0503
- N Package: RoHS/Pb-free 100% matte tin lead finish

Table 9 • Ordering Information of 16-Pin Dual Inline Package

Ambient Temperature	Type	Package	Part Number	Packaging Type
55 °C to 125 °C	J	16-pin ceramic dual inline package	SG1524BJ	CERDIP (ceramic dual in-line package)
			SG1524BJ-883B	
			SG2524BJ-DESC	
-25 °C to 85 °C	N	16-pin dual inline plastic package	SG2524BN	PDIP (plastic dual in-line package)
0 °C to 70 °C			SG3524BN	


Figure 10 • 16-Pin Small Outline Wide Body Package



- DW Package: RoHS complaint/Pb-free transition DC: 0516
- DW Package: RoHS/Pb-free 100% matte tin lead finish

Table 10 • Ordering Information of 16-Pin Small Outline Wide Body Package

Ambient Temperature	Type	Package	Part Number	Packaging Type
-25 °C to 85 °C	DW	16-pin dual inline plastic package	SG2524BDW	SOWB
0 °C to 70 °C			SG3524BDW	
-55 °C to 125 °C	L	20-pin ceramic leadless chip carrier	SG1524BL-883B	CLCC (Ceramic leadless chip carrier)
			SG1524BL	

Figure 11 • 20-Pin Ceramic Leadless Chip Carrier**Table 11 • Ordering Information of 20-Pin Ceramic Leadless Chip Carrier**

Ambient Temperature	Type	Package	Part Number	Packaging Type
-55 °C to 125 °C	L	20-pin ceramic leadless chip carrier	SG1524BL-883B	CLCC
			SG1524BL	

Notes:

- Contact your Microsemi representative for DESC product availability.
- All packages are viewed from the top.
- Hermetic packages, J and L use Sn63/Pb37 hot solder lead finish. Contact your Microsemi representative for availability of RoHS versions.
- Available in tape and reel. Append the letters "TR" to the part number: SG3524BDW-TR.

**Microsemi Headquarters**

One Enterprise, Aliso Viejo,
 CA 92656 USA
 Within the USA: +1 (800) 713-4113
 Outside the USA: +1 (949) 380-6100
 Sales: +1 (949) 380-6136
 Fax: +1 (949) 215-4996
 Email: sales.support@microsemi.com
 www.microsemi.com

© 2018 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions; setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

SG1524B-2.00-0718