

GaAs, pHEMT, MMIC, 0.25 W Power Amplifier, DC to 48 GHz

Data Sheet **[HMC1022ACHIPS](https://www.analog.com/hmc1022achips?doc=hmc1022achips.pdf)**

FEATURES

P1dB: 25 dBm (typical) at dc to 30 GHz frequency range PSAT: 26 dBm (typical) at dc to 30 GHz frequency range Gain: 11.5 dB (typical) Output IP3: 33 dBm (typical) at dc to 30 GHz frequency range Supply voltage: 10 V at 150 mA 50 Ω matched I/O Die size: 2.89 mm × 1.48 mm × 0.1 mm

APPLICATIONS

Military and space Test instrumentation

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The HMC1022ACHIPS is a gallium arsenide (GaAs), pseudomorphic high electron mobility transistor (pHEMT), monolithic microwave integrated circuit (MMIC), distributed power amplifier that operates from dc to 48 GHz. The amplifier provides 11.5 dB of small signal gain, 0.25 W (25 dBm) output power at 1 dB gain compression (P1dB), and a typical output third-order intercept (IP3) of 33 dBm, while requiring 150 mA from a 10 V supply on the V_{DD} pin. Gain flatness is excellent from dc to 48 GHz at ±0.5 dB typical, making the

HMC1022ACHIPS ideal for military, space, and test equipment applications. The HMC1022ACHIPS also features inputs/outputs (I/Os) that are internally matched to 50 Ω , facilitating integration into multichip modules (MCMs). All data is taken with the chip connected via 0.075 mm \times 0.025 mm $(3 \text{ mil} \times 1 \text{ mil})$ ribbon bonds with a minimal length of 0.31 mm (12 mils).

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=HMC1022ACHIPS.pdf&product=HMC1022ACHIPS&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

1/2019-Revision 0: Initial Version

ELECTRICAL SPECIFICATIONS **DC TO 30 GHz FREQUENCY RANGE**

 $T_A = 25$ °C, supply voltage (V_{DD}) = 10 V, gate bias voltage (V_{GG2}) = 4.0 V, and quiescent drain supply current (I_{DQ}) = 150 mA for nominal operation, unless otherwise noted.

30 GHz TO 40 GHz FREQUENCY RANGE

 $T_{\rm A}$ = 25°C, V_{DD} = 10 V, V_{GG2} = 4.0 V, and I_{DQ} = 150 mA for nominal operation, unless otherwise noted.

40 GHz TO 48 GHz FREQUENCY RANGE

 $T_A = 25^{\circ}$ C, $V_{DD} = 10$ V, $V_{GG2} = 4.0$ V, and $I_{DQ} = 150$ mA for nominal operation, unless otherwise noted.

Table 3.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to system design and operating environment. Careful attention to printed circuit board (PCB) thermal design is required.

 θ_{JC} is the channel to case thermal resistance, channel to bottom of die.

Table 5. Thermal Resistance

Table 6. Reliability Information

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge
without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 7. Pad Function Descriptions

INTERFACE SCHEMATICS

Figure 4. V_{GG2} Interface Schematic

Figure 5. A_{CG1} and RFOUT/ V_{DD} Interface Schematic

Figure 6. AcG2, AcG3, and AcG4 Interface Schematic

Figure 7. V_{GG1} Interface Schematic

Figure 8. GND Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 9. Gain and Return Loss vs. Frequency

Figure 10. Gain vs. Frequency for Various V_{DD}, for V_{DD} = 10 V, V_{GG2} = 4.0 V and $I_{DD} = 150$ mA, and for $V_{DD} = 9$ V, $V_{GG2} = 3.0$ V and $I_{DD} = 150$ mA

Figure 11. Input Return Loss vs. Frequency for Various Temperatures

Figure 12. Gain vs. Frequency for Various Temperatures

Figure 14. Input Return Loss vs. Frequency for Various V_{DD}, for V_{DD} = 10 V, $V_{GG2} = 4.0$ V and $I_{DD} = 150$ mA, and for $V_{DD} = 9$ V, $V_{GG2} = 3.0$ V and $I_{DD} = 150$ mA

Figure 15. Input Return Loss vs. Frequency for Various I_{DD}

Figure 16. Output Return Loss vs. Frequency for Various V_{DD}

Figure 17. Reverse Isolation vs. Frequency for Various Temperatures

Figure 18. Output Return Loss vs. Frequency for Various Temperatures

Figure 20. Noise Figure vs. Frequency for Various Temperatures

30 25 20 P1dB (dBm) **P1dB (dBm) 15 10 5 +85°C +25°C –55°C 0** 17133-021 **0 5 10 15 30 3520 25 40 45 50 FREQUENCY (GHz)**

Figure 24. P1dB vs. Frequency for Various V_{DD}, for V_{DD} = 10 V, V_{GG2} = 4.0 V and $I_{DD} = 150$ mA, and for $V_{DD} = 9$ V, $V_{GG2} = 3.0$ V and $I_{DD} = 150$ mA

Data Sheet **HMC1022ACHIPS**

Figure 27. Power Added Efficiency (PAE) vs. Frequency for Various Temperatures, PAE Measured at P_{SAT}

Figure 28. PAE vs. Frequency for Various I_{DD}

Figure 29. PAE vs. Frequency for Various V_{DD}, PAE Measured at P_{SAT}, for V_{DD} = 10 V, V_{GG2} = 4.0 V and I_{DD} = 150 mA, and for V_{DD} = 9 V, V_{GG2} = 3.0 V and $I_{DD} = 150$ mA

Figure 30. Pout, Gain, PAE, and I_{DD} vs. Input Power, Frequency = 24 GHz

Figure 32. Pout, Gain, PAE, and I_{DD} vs. Input Power, Frequency = 36 GHz

Figure 33. Power Dissipation vs. Input Power, $T_A = 85^{\circ}C$

Figure 34. Output IP3 vs. Frequency for Various V_{DD}, P_{OUT} per Tone = 16 dBm, for $V_{DD} = 10 \text{ V}$, $V_{GG2} = 4.0 \text{ V}$ and $I_{DD} = 150 \text{ mA}$, and for $V_{DD} = 9 \text{ V}$, $V_{GG2} = 3.0 \text{ V}$ and $I_{DD} = 150$ mA

Figure 35. Output Third-Order Intermodulation (IM3) vs. P_{OUT} per Tone for Various Frequencies, V_{DD} = 10.0 V

Figure 36. Output IP3 vs. Frequency for Various Temperatures

Figure 37. Output IP3 vs. Frequency for Various I_{DD}, Pout per Tone = 16 dBm

Figure 38. Output IM3 vs. P_{OUT} per Tone for Various Frequencies, V_{DD} = 9.0 V

Rev. 0 | Page 11 of 17

Data Sheet **HMC1022ACHIPS**

Figure 39. Quiescent Drain Supply Current vs. Gate Bias Voltage

Figure 40. Second Harmonic vs. Frequency over Temperatures

Figure 41. Second Harmonic vs. Frequency over Output Power

Figure 42. Supply Current vs. Input Power over Frequencies

Figure 44. Output Second-Order Intercept (IP2) vs. Frequency, $P_{OUT} = 16$ dBm

Data Sheet **HMC1022ACHIPS**

THEORY OF OPERATION

The HMC1022ACHIPS is a GaAs, pHEMT, MMIC, cascaded, distributed power amplifier. The cascaded distributed architecture uses a fundamental cell consisting of a stack of two field effect transistors (FETs) connected from source to drain. The basic schematic for a fundamental cell is shown i[n Figure 45.](#page-12-1) The fundamental cell is duplicated several times, with transmission lines connecting the drains of the top devices and the gates of the bottom devices, respectively. Additional circuit design techniques around each cell optimize the overall response. The major benefit of this architecture is that acceptable gain is maintained across a bandwidth that is far greater than what is typically provided by a single instance of the fundamental cell.

Figure 45. Fundamental Cell Schematic

To obtain the best performance from the HMC1022ACHIPS and to avoid damaging the device, follow the recommended biasing sequences described in th[e Biasing Procedures](#page-13-1) section.

APPLICATIONS INFORMATION

Figure 46. Assembly Diagram

NOTES
1. SUPPLY VOLTAGE (V_{DD}) MUST BE APPLIED THROUGH A BROADBAND BIAS TEE WITH LOW SERIES RESISTANCE
2. AND IS CAPABLE OF PROVIDING 500mA.
2. OPTIONAL CAPACITORS TO BE USED IF DEVICE IS TO BE OPERATED BELOW 200MHz. 17133-047

Figure 47. Typical Application Circuit

BIASING PROCEDURES

Capacitive bypassing is required for both V_{GG1} and V_{GG2} , as shown in [Figure 47.](#page-13-2) The capacitors to ground required for the ACG1 through ACG4 pads act as low frequency terminations. This bypassing scheme helps flatten the overall frequency response by diminishing the gain at low frequencies.

The recommended biasing sequence during power-up is as follows:

- 1. Connect to ground.
- 2. Set V_{GG1} to −2 V to pinch off the drain current.
- 3. Set V_{DD} to 10 V (the drain current is pinched off).
- 4. Set V_{GG2} to 4 V (the drain current is pinched off).
- 5. Adjust V_{GG1} in a positive direction until an I_{DQ} of 150 mA is obtained.
- 6. Apply the RF signal.

Data Sheet **[HMC1022ACHIPS](https://www.analog.com/hmc1022achips?doc=hmc1022achips.pdf)**

The recommended biasing sequence during power-down is as follows:

- 1. Turn off the RF signal.
- 2. Set V_{GG1} to -2 V to pinch off the drain current.
- 3. Set V_{GG2} to 0 V.
- 4. Set V_{DD} to 0 V.
- 5. Set V_{GG1} to 0 V.

All measurements for the HMC1022ACHIPS are taken using the typical application circuit (se[e Figure 47\)](#page-13-2) configured as shown in [Figure 46.](#page-13-3) The bias conditions shown in th[e Electrical](#page-2-0) [Specifications s](#page-2-0)ection are the operating points recommended to optimize the overall performance. Unless otherwise noted, the data shown is taken using the recommended bias conditions. Operation of the HMC1022ACHIPS at different bias conditions may provide performance that differs from what is shown in the [Typical Performance Characteristics](#page-6-0) section.

MOUNTING AND BONDING TECHNIQUES FOR MILLIMETERWAVE GaAs MMICs

Attach the die directly to the ground plane eutectically or with conductive epoxy (see the [Handling Precautions s](#page-14-1)ection, the [Mounting](#page-14-2) section, and the [Wire Bonding](#page-15-0) section).

Microstrip, 50 Ω , transmission lines on 0.127 mm (0.005") thick alumina thin film substrates are recommended for bringing the radio frequency to and from the chip (se[e Figure 48\)](#page-14-3). When using 0.254 mm (0.010") thick alumina thin film substrates, raise the die 0.150 mm (0.005") to ensure that the surface of the die is coplanar with the surface of the substrate. One way to accomplish this is to attach the 0.102 mm (0.004") thick die to a 0.150 mm (0.005") thick molybdenum (Mo) heat spreader (moly tab), which is then attached to the ground plane (see [Figure 49\).](#page-14-4)

Figure 48. Die Without the Moly Tab

Place the microstrip substrates as close to the die as possible to minimize bond wire length. Typical die to substrate spacing is 0.076 mm to 0.152 mm (0.003" to 0.006").

Handling Precautions

To avoid permanent damage, follow these storage, cleanliness, static sensitivity, transient, and general handling precautions:

- Place all bare die in either waffle or gel-based ESD protective containers and then seal the die in an ESD protective bag for shipment. Once the sealed ESD protective bag is opened, store all die in a dry nitrogen environment.
- Handle the chips in a clean environment. Do not attempt to clean the chip using liquid cleaning systems.
- Follow ESD precautions to protect against ESD strikes.
- While bias is applied, suppress instrument and bias supply transients. Use shielded signal and bias cables to minimize inductive pick up.
- Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip may have fragile air bridges and must not be touched with vacuum collet, tweezers, or fingers.

Mounting

The chip is back metallized and can be die mounted with gold (Au)/tin (Sn) eutectic preforms or with electrically conductive epoxy. Ensure that the mounting surface is clean and flat.

When attaching eutectic die, an 80 Au/20 Sn preform is recommended with a work surface temperature of 255°C and a tool temperature of 265°C. When hot 90 nitrogen (N)/ 10 hydrogen (H) gas is applied, ensure that the tool tip temperature is 290°C. Do not expose the chip to a temperature greater than 320°C for more than 20 seconds. For attachment, no more than three seconds of scrubbing is required.

When attaching epoxy die, apply a minimum amount of epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip once it is placed into position. Cure epoxy per the schedule of the manufacturer.

17133-048

Wire Bonding

RF bonds made with two 1 mil wires are recommended. Ensure that these bonds are thermosonically bonded with a force of 40 grams to 60 grams. DC bonds of a 0.001" (0.025 mm) diameter, thermosonically bonded, are recommended. Make

ball bonds with a force of 40 grams to 50 grams and wedge bonds with a force of 18 grams to 22 grams. Make all bonds with a nominal stage temperature of 150°C. Apply a minimum amount of ultrasonic energy to achieve reliable bonds. Make all bonds as short as possible, less than 12 mils (0.31 mm).

OUTLINE DIMENSIONS

ORDERING GUIDE

¹ The HMC1022ACHIPS model is RoHS compliant.

©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D17133-0-1/19(0)

www.analog.com

Rev. 0 | Page 17 of 17