

Complete 12-Bit 40 MHz CCD Signal Processor

AD9945

FEATURES

40 MSPS Correlated Double Sampler (CDS)
6 dB to 40 dB 10-Bit Variable Gain Amplifier (VGA)
Low Noise Optical Black Clamp Circuit
Preblanking Function
12-Bit 40 MSPS A/D Converter
No Missing Codes Guaranteed
3-Wire Serial Digital Interface
3 V Single-Supply Operation
Low Power: 160 mW @ 3 V Supply
Space-Saving 32-Lead 5 mm × 5 mm LFCSP

APPLICATIONS
Digital Still Cameras
Digital Video Camcorders
PC Cameras
Portable CCD Imaging Devices
CCTV Cameras


GENERAL DESCRIPTION

The AD9945 is a complete analog signal processor for CCD applications. It features a 40 MHz single-channel architecture designed to sample and condition the outputs of interlaced and progressive scan area CCD arrays. The AD9945's signal chain consists of a correlated double sampler (CDS), a digitally controlled variable gain amplifier (VGA), a black level clamp, and a 12-bit A/D converter.

The internal registers are programmed through a 3-wire serial digital interface. Programmable features include gain adjustment, black level adjustment, input clock polarity, and power-down modes.

The AD9945 operates from a single 3 V power supply, typically dissipates 160 mW, and is packaged in a space-saving 32-lead LFCSP.

FUNCTIONAL BLOCK DIAGRAM



REV. C

AD9945-SPECIFICATIONS

$\textbf{GENERAL SPECIFICATIONS} \text{ (T_{MIN} to T_{MAX}, AVDD = DVDD = DRVDD= 3.0 V, $f_{SAMP} = 40 \text{ MHz, unless otherwise noted.)}$

Parameter	Min	Тур	Max	Unit
TEMPERATURE RANGE				
Operating	-20		+85	°C
Storage	-65		+150	°C
POWER SUPPLY VOLTAGE Analog, Digital, Digital Driver	2.85		3.6	V
POWER CONSUMPTION Normal Operation (DRVDD Power not Included) DRVDD Power Only (C _{LOAD} = 20 pF) Power-Down Mode		160 10 1.5		mW mW mW
MAXIMUM CLOCK RATE	40			MHz

Specifications subject to change without notice.

DIGITAL SPECIFICATIONS (DRVDD = DVDD = 2.85 V, C_L= 20 pF, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
LOGIC INPUTS					
High Level Input Voltage	V_{IH}	2.1			V
Low Level Input Voltage	$V_{\rm IL}$			0.6	V
High Level Input Current	I_{IH}		10		μΑ
Low Level Input Current	$I_{\rm IL}$		10		μΑ
Input Capacitance	C_{IN}		10		pF
LOGIC OUTPUTS					
High Level Output Voltage, $I_{OH} = 2 \text{ mA}$	V _{OH}	2.2			V
Low Level Output Voltage, $I_{OL} = 2 \text{ mA}$	V _{OL}			0.5	V


Specifications subject to change without notice.

-2- REV. C

SYSTEM SPECIFICATIONS (T_{MIN} to T_{MAX}, AVDD = DVDD = DRVDD = 3.0 V, f_{SAMP} = 40 MHz, Register 0xD = 0x838, unless otherwise noted.)

Parameter	Min	Typ	Max	Unit	Notes
CDS Maximum Input Range before Saturation* Allowable CCD Reset Transient* Maximum CCD Black Pixel Amplitude*		1.0 500 100		Vp-p mV mV	See Input Waveform in Footnote
VARIABLE GAIN AMPLIFIER (VGA) Gain Control Resolution Gain Monotonicity Gain Range	(1024 Guarante	eed	Steps	
Minimum Gain Maximum Gain Low Gain Mode	40.0 -1.5	5.3 41.5 0	+1.5	dB dB dB	See Figure 7 for VGA Gain Curve See Variable Gain Amplifier section for VGA gain equation See Table 1, Internal Register Map, for register information
BLACK LEVEL CLAMP Clamp Level Resolution Clamp Level Minimum Clamp Level Maximum Clamp Level		256 0 255		Steps LSB LSB	Measured at ADC Output
A/D CONVERTER Resolution Differential Nonlinearity (DNL) No Missing Codes Data Output Coding Full-Scale Input Voltage	1	±0.5 Guarante aight Bir 2.0		Bits LSB	
VOLTAGE REFERENCE Reference Top Voltage (REFT) Reference Bottom Voltage (REFB)		2.0 1.0		V V	
SYSTEM PERFORMANCE Gain Range Low Gain (VGA Code = 0) Maximum Gain (VGA Code = 1023) Gain Accuracy Peak Nonlinearity, 500 mV Input Signal Total Output Noise Power Supply Rejection (PSR)	40.0	5.3 41.5 ±1.0 0.1 1.2 40		dB dB dB % LSB rms dB	Specifications Include Entire Signal Chain 12 dB Gain Applied AC Grounded Input, 6 dB Gain Applied

^{*}Input Signal Characteristics defined as follows:



Specifications subject to change without notice.

REV. C -3-

Parameter	Symbol	Min	Typ	Max	Unit
SAMPLE CLOCKS					
DATACLK, SHP, SHD Clock Period	t _{CONV}	25			ns
DATACLK High/Low Pulse Width	$t_{ m ADC}$	10	12.5		ns
SHP Pulse Width	t _{SHP}		6.25		ns
SHD Pulse Width	$t_{ m SHD}$		6.25		ns
CLPOB Pulse Width*	t _{COB}	2	20		Pixels
SHP Rising Edge to SHD Falling Edge	t _{S1}		6.25		ns
SHP Rising Edge to SHD Rising Edge	t_{S2}	11.25	12.5		ns
Internal Clock Delay	$t_{ m ID}$		3		ns
DATA OUTPUTS					
Output Delay	t _{OD}		9.5		ns
Pipeline Delay			10		Cycles
SERIAL INTERFACE					
Maximum SCK Frequency	$f_{ m SCLK}$	10			MHz
SL to SCK Setup Time	t_{LS}	10			ns
SCK to SL Hold Time	t_{LH}	10			ns
SDATA Valid to SCK Rising Edge Setup	$t_{ m DS}$	10			ns
SCK Falling Edge to SDATA Valid Hold	t _{DH}	10			ns

^{*}Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

	With			
Parameter	Respect To	Min	Max	Unit
AVDD	AVSS	-0.3	+3.9	V
DVDD	DVSS	-0.3	+3.9	V
DRVDD	DRVSS	-0.3	+3.9	V
Digital Outputs	DRVSS	-0.3	DRVDD + 0.3	V
SHP, SHD, DATACLK	DVSS	-0.3	DVDD + 0.3	V
CLPOB, PBLK	DVSS	-0.3	DVDD + 0.3	V
SCK, SL, SDATA	DVSS	-0.3	DVDD + 0.3	V
REFT, REFB, CCDIN	AVSS	-0.3	AVDD + 0.3	V
Junction Temperature			150	°C
Lead Temperature			300	°C
(10 sec)				

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

THERMAL CHARACTERISTICS Thermal Resistance 32-Lead LFCSP Package $\theta_{IA} = 27.7 \text{ °C/W}$


CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9945 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. C

PIN CONFIGURATION



NOTES

1. IT IS RECOMMENDED THAT THE EXPOSED PAD BE SOLDERED TO THE GROUND PLANE OF THE PCB.

PIN FUNCTION DESCRIPTIONS

Pin Number	Mnemonic	Type	Description
1 to 10, 31, 32	D2 to D11, D0, D1	DO	Digital Data Outputs
11	DRVDD	P	Digital Output Driver Supply
12	DRVSS	P	Digital Output Driver Ground
13	DVDD	P	Digital Supply
14	DATACLK	DI	Digital Data Output Latch Clock
15	DVSS	P	Digital Supply Ground
16	PBLK	DI	Preblanking Clock Input
17	CLPOB	DI	Black Level Clamp Clock Input
18	SHP	DI	CDS Sampling Clock for CCD's Reference Level
19	SHD	DI	CDS Sampling Clock for CCD's Data Level
20	AVDD	P	Analog Supply
21	AVSS	P	Analog Ground
22	CCDIN	AI	Analog Input for CCD Signal
23	REFT	AO	A/D Converter Top Reference Voltage Decoupling
24	REFB	AO	A/D Converter Bottom Reference Voltage Decoupling
25	SL	DI	Serial Digital Interface Load Pulse
26	SDATA	DI	Serial Digital Interface Data Input
27	SCK	DI	Serial Digital Interface Clock Input
28 to 30	NC	NC	Internally Pulled Down. Float or connect to GND.

TYPE: AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, P = Power.

REV. C –5–

DEFINITIONS OF SPECIFICATIONS Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Thus, every code must have a finite width. No missing codes guaranteed to 12-bit resolution indicates that all 4096 codes must be present over all operating conditions.

Peak Nonlinearity

Peak nonlinearity, a full signal chain specification, refers to the peak deviation of the output of the AD9945 from a true straight line. The point used as zero scale occurs 1/2 LSB before the first code transition. Positive full scale is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular output code to the true straight line. The error is then expressed as a percentage of the 2 V ADC full-scale signal. The input signal is always appropriately gained up to fill the ADC's full-scale range.

Total Output Noise

The rms output noise is measured using histogram techniques. The standard deviation of the ADC output codes is calculated in LSB and represents the rms noise level of the total signal chain

at the specified gain setting. The output noise can be converted to an equivalent voltage, using the relationship

$$1 LSB = (ADC Full Scale/2^N codes)$$

where N is the bit resolution of the ADC. For the AD9945, 1 LSB is 0.5 mV.

Power Supply Rejection (PSR)

The PSR is measured with a step change applied to the supply pins. This represents a very high frequency disturbance on the AD9945's power supply. The PSR specification is calculated from the change in the data outputs for a given step change in the supply voltage.

Internal Delay for SHP/SHD

The internal delay (also called aperture delay) is the delay that occurs from the time when a sampling edge is applied to the AD9945 until the actual sample of the input signal is held. Both SHP and SHD sample the input signal during the transition from low to high, so the internal delay is measured from each clock's rising edge to the instant the actual internal sample is taken.

EQUIVALENT INPUT CIRCUITS




Figure 1. Digital Inputs—SHP, SHD, DATACLK, CLPOB, PBLK, SCK, SL, SDATA




Figure 2. Data Outputs - D0 to D11






Figure 3. CCDIN (Pin 22)

Typical Performance Characteristics—AD9945



TPC 1. Power vs. Sampling Rate



TPC 2. Typical DNL Performance

REV. C -7-

INTERNAL REGISTER DESCRIPTION


Table I. Internal Register Map

Register Name	Addres A3 A2 A		Data Bits	Function
Operation	0 0 0	0 0	D0	Software Reset (0 = Normal Operation, 1 = Reset all registers to default)
			D2, D1	Power-Down Modes (00 = Normal Power, 01 = Standby, 10 = Total Shutdown)
			D3	OB Clamp Disable (0 = Clamp ON, 1 = Clamp OFF)
			D5, D4	Test Mode. Should always be set to 00.
			D6	PBLK Blanking Level (0 = Blank Output to Zero, 1 = Blank to OB Clamp Level)
			D8, D7	Low Gain Mode. Normally set to 00. To enable low gain mode, set to 11. When low gain mode is enabled, VGA Gain register must be set to all zeroes.
			D11 to D9	Test Mode. Should always be set to 000.
Control	0 0	0 1	D0	SHP/SHD Input Polarity (0 = Active Low, 1 = Active High)
			D1	DATACLK Input Polarity (0 = Active Low, 1 = Active High)
			D2	CLPOB Input Polarity (0 = Active Low, 1 = Active High)
			D3	PBLK Input Polarity (0 = Active Low, 1 = Active High)
			D4	Three-State Data Outputs (0 = Outputs Active, 1 = Outputs Three-Stated)
			D5	Data Output Latching (0 = Latched by DATACLK, 1 = Latch is Transparent)
			D6	Data Output Coding (0 = Binary Output, 1 = Gray Code Output)
			D11 to D7	Test Mode. Should always be set to 00000.
Clamp Level	0 0	1 0	D7 to D0	OB Clamp Level (0 = 0 LSB, 255 = 255 LSB)
VGA Gain	0 0	1 1	D9 to D0	VGA Gain (0 = 6 dB, 1023 = 40 dB)
Startup	1 1 () 1	D11 to D0	Required start-up write must be set to 0x838.

NOTE: All register values default to 0x0000 at power-up except clamp level, which defaults to 128 decimal (128 LSB clamp level).

-8- REV. C


SERIAL INTERFACE



NOTES

- 1. SDATA BITS ARE INTERNALLY LATCHED ON THE RISING EDGES OF SCK.
 2. SYSTEM UPDATE OF LOADED REGISTERS OCCURS ON SL RISING EDGE.
 3. ALL 12 DATA BITS DO TO D11 MUST BE WRITTEN. IF THE REGISTER CONTAINS FEWER THAN 12 BITS, ZEROS SHOULD BE USED FOR THE UNDEFINED BITS.

Figure 4. Serial Write Operation



- NOTES
 1. MULTIPLE SEQUENTIAL REGISTERS MAY BE LOADED CONTINUOUSLY.
- 2. THE FIRST (LOWEST ADDRESS) REGISTER ADDRESS IS WRITTEN, FOLLOWED BY MULTIPLE 12-BIT DATA-WORDS.

 3. THE ADDRESS WILL AUTOMATICALLY INCREMENT WITH EACH 12-BIT DATA-WORD (ALL 12 BITS MUST BE WRITTEN).
- 4. SL IS HELD LOW UNTIL THE LAST DESIRED REGISTER HAS BEEN LOADED.
 5. NEW DATA IS UPDATED AT THE NEXT SL RISING EDGE.

Figure 5. Continuous Serial Write Operation to All Registers

REV. C -9-




Figure 6. CCD Mode Block Diagram

CIRCUIT DESCRIPTION AND OPERATION

The AD9945 signal processing chain is shown in Figure 6. Each processing step is essential in achieving a high quality image from the raw CCD pixel data.

DC Restore

To reduce the large dc offset of the CCD output signal, a dc restore circuit is used with an external 0.1 μ F series coupling capacitor. This restores the dc level of the CCD signal to approximately 1.5 V to be compatible with the 3 V single supply of the AD9945.

Correlated Double Sampler

The CDS circuit samples each CCD pixel twice to extract the video information and reject low frequency noise. The timing shown in Figure 8 illustrates how the two CDS clocks, SHP and SHD, are used to sample the reference level and data level of the CCD signal, respectively. The CCD signal is sampled on the rising edges of SHP and SHD. Placement of these two clock signals is critical in achieving the best performance from the CCD. An internal SHP/SHD delay ($t_{\rm ID}$) of 3 ns is caused by internal propagation delays.

Optical Black Clamp

The optical black clamp loop is used to remove residual offsets in the signal chain and to track low frequency variations in the CCD's black level. During the optical black (shielded) pixel interval on each line, the ADC output is compared with the fixed black level reference, selected by the user in the clamp level register. The resulting error signal is filtered to reduce noise, and the correction value is applied to the ADC input through a D/A converter. Normally, the optical black clamp loop is turned on once per horizontal line, but this loop can be updated more slowly to suit a particular application. If external digital clamping is used during the postprocessing, the AD9945 optical black clamping may be disabled using Bit D3 in the operation register (see the Serial Interface Timing and Internal Register Description sections).

When the loop is disabled, the clamp level register may still be used to provide programmable offset adjustment.

Horizontal timing is shown in Figure 9. The CLPOB pulse should be placed during the CCD's optical black pixels. It is recommended that the CLPOB pulse be used during valid CCD dark pixels. The CLPOB pulse should be a minimum of 20 pixels wide to minimize clamp noise. Shorter pulse widths may be used, but clamp noise may increase and the loop's ability to track low frequency variations in the black level will be reduced.

A/D Converter

The ADC uses a 2 V input range. Better noise performance results from using a larger ADC full-scale range. The ADC uses a pipelined architecture with a 2 V full-scale input for low noise performance.

Variable Gain Amplifier

The VGA stage provides a gain range of 6 dB to 40 dB, programmable with 10-bit resolution through the serial digital interface. The minimum gain of 6 dB is needed to match a 1 V input signal with the ADC full-scale range of 2 V. A plot of the VGA gain curve is shown in Figure 7.

$$VGA\ Gain(dB) = (VGA\ Code \times 0.035\ dB) + 5.3\ dB$$





Figure 7. VGA Gain Curve


-10- REV. C

CCD MODE TIMING



- NOTES
 1. RECOMMENDED PLACEMENT FOR DATACLK RISING EDGE IS BETWEEN THE SHD RISING EDGE AND NEXT SHP FALLING EDGE.
 2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES.

Figure 8. CCD Mode Timing



- NOTES
 1. CLPOB WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING WITH CLPOB.
 2. PBLK SIGNAL IS OPTIONAL.
 3. DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS NINE DATACLK CYCLES.

Figure 9. Typical CCD Mode Line Clamp Timing

REV. C -11-

APPLICATIONS INFORMATION

The AD9945 is a complete analog front end (AFE) product for digital still camera and camcorder applications. As shown in Figure 10, the CCD image (pixel) data is buffered and sent to the AD9945 analog input through a series input capacitor. The AD9945 performs the dc restoration, CDS, gain adjustment, black

level correction, and analog-to-digital conversion. The AD9945's digital output data is then processed by the image processing ASIC. The internal registers of the AD9945—used to control gain, offset level, and other functions—are programmed by the ASIC or microprocessor through a 3-wire serial digital interface. A system timing generator provides the clock signals for both the CCD and the AFE.




Figure 10. System Applications Diagram

-12- REV. C

Internal Power-On Reset Circuitry


After power-on, the AD9945 will automatically reset all internal registers and perform internal calibration procedures. This takes approximately 1 ms to complete. During this time, normal clock signals and serial write operations may occur. However, serial register writes will be ignored until the internal reset operation is completed.

Required Start-Up Write

During power-up of the AD9945, 0x838 must be written into Register 0xD for proper start-up operation.

Grounding and Decoupling Recommendations

As shown in Figure 11, a single ground plane is recommended for the AD9945. This ground plane should be as continuous as possible. This will ensure that all analog decoupling capacitors provide the lowest possible impedance path between the power and bypass pins and their respective ground pins. All decoupling capacitors should be located as close as possible to the package pins. A single clean power supply is recommended for the AD9945, but a separate digital driver supply may be used for DRVDD (Pin 11). DRVDD should always be decoupled to DRVSS (Pin 12), which should be connected to the analog ground plane. If the digital outputs (Pins 1 to 10, 31, and 32) must drive a load larger than 20 pF, buffering is recommended to reduce digital code transition noise. Alternatively, placing series resistors close to the digital output pins may also help reduce noise.




NOTE
THE EXPOSED PAD ON THE BOTTOM OF THE AD9945 SHOULD BE
SOLDERED TO THE GND PLANE OF THE PRINTED CIRCUIT BOARD

Figure 11. Recommended Circuit Configuration for CCD Mode

REV. C –13–

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.

Figure 12. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 5 mm × 5 mm Body, Very Very Thin Quad (CP-32-7) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD9945KCPZ	−20°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-7
AD9945KCPZRL7	−20°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-7

¹ Z = RoHS Compliant Part.

REVISION HISTORY 5/13—Rev. B to Rev. C

Updated Outline Dimensions	
Changes to Ordering Guide	.14
Changed 140 mW to 160 mW Throughout	1
Included) Parameter in General Specifications Table	
Summary Changes to System Specifications Table Summary Added Low Gain Mode Parameter in System Specifications	
Table	

Changes to TPC 1	7
Changes to Table 1	
Changes to Figure 4 and Figure 5	9
Added Required Start-Up Write Section	
Changes to Grounding and Decoupling Recommendations	
Section	13
Moved Ordering Guide	14
Changes to Ordering Guide	14
11/03—Rev. 0 to Rev. A	
Changes to Timing Specifications	4
Changes to Ordering Guide	
Changes to Figure 11	
Updated Outline Dimensions	