

November 2013

FDP18N20F / FDPF18N20FT N-Channel UniFETTM FRFET[®] MOSFET **200 V, 18 A, 140 m**Ω



Features


- R_{DS(on)} = 120 mΩ (Typ.) @ V_{GS} = 10 V, I_D = 9 A
- Low Gate Charge (Typ. 20 nC)
- Low C_{rss} (Typ. 24 pF)
- · 100% Avalanche Tested
- RoHS Compliant

Applications

- LCD/LED TV
- Consumer Appliances
- Lighting
- Uninterruptible Power Supply
- · AC-DC Power Supply

Description

UniFETTM MOSFET is Fairchild Semiconductor's high voltage MOSFET family based on planar stripe and DMOS technology. This MOSFET is tailored to reduce on-state resistance, and to provide better switching performance and higher avalanche energy strength. The body diode's reverse recovery performance of UniFET FRFET® MOSFET has been enhanced by lifetime control. Its t_{rr} is less than 100nsec and the reverse dv/dt immunity is 15V/ns while normal planar MOSFETs have over 200nsec and 4.5V/nsec respectively. Therefore, it can remove additional component and improve system reliability in certain applications in which the performance of MOSFET's body diode is significant. This device family is suitable for switching power converter applications such as power factor correction (PFC), flat panel display (FPD) TV power, ATX and electronic lamp ballasts.



MOSFET Maximum Ratings T_C = 25°C unless otherwise noted.

	FDP18N20F	FDPF18N20FT	Unit		
Drain to Source Voltage	2	V			
Gate to Source Voltage	±	V			
DrainCurrent	- Continuous (T _C = 25 ^o C)	- Continuous (T _C = 25 ^o C)		18*	•
	- Continuous (T _C = 100 ^o C)		10.8	10.8*	A
Drain Current	- Pulsed	(Note 1)	72	72*	А
Single Pulsed Avalanche	3	mJ			
Avalanche Current	(Note 1)	18		А	
Repetitive Avalanche Energy (Note 1)			1	mJ	
Peak Diode Recovery dv/dt (Note 3)			4	V/ns	
Rower Dissinction	(T _C = 25°C)		100	41	W
	- Derate Above 25°C		0.83	0.33	W/ºC
Operating and Storage Temperature Range			-55 to	°C	
Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds			3	°C	
	Gate to Source Voltage Drain Current Drain Current Single Pulsed Avalanche Avalanche Current Repetitive Avalanche En Peak Diode Recovery dw Power Dissipation Operating and Storage T	$ \begin{array}{c} \mbox{Gate to Source Voltage} \\ \hline \mbox{Drain Current} & - Continuous (T_C = 25^{\circ}C) \\ \hline \mbox{- Continuous (T_C = 100^{\circ}C)} \\ \hline \mbox{Drain Current} & - Pulsed \\ \hline \mbox{Single Pulsed Avalanche Energy} \\ \hline \mbox{Avalanche Current} \\ \hline \mbox{Repetitive Avalanche Energy} \\ \hline \mbox{Peak Diode Recovery dv/dt} \\ \hline \\ \hline \mbox{Power Dissipation} & (T_C = 25^{\circ}C) \\ \hline \mbox{- Derate Above 25^{\circ}C} \\ \hline \\ \hline \mbox{Operating and Storage Temperature Range} \\ \hline \end{array} $	$\begin{tabular}{ c c c c } \hline Drain to Source Voltage & & & & & & & & & & & & & & & & & & &$	$\begin{array}{c c c c c c c } & & & & & & & & & & & & & & & & & & &$	$\begin{array}{c c c c c c } \hline Drain to Source Voltage & 200 \\ \hline Gate to Source Voltage & \pm 30 \\ \hline Gate to Source Voltage & & \pm 30 \\ \hline Gate to Source Voltage & & & \pm 30 \\ \hline Drain Current & - Continuous (T_C = 25^{\circ}C) & 18 & 18^{*} \\ \hline - Continuous (T_C = 100^{\circ}C) & 10.8 & 10.8^{*} \\ \hline Drain Current & - Pulsed & (Note 1) & 72 & 72^{*} \\ \hline Single Pulsed Avalanche Energy & (Note 2) & 324 \\ \hline Avalanche Current & (Note 1) & 18 \\ \hline Repetitive Avalanche Energy & (Note 1) & 10 \\ \hline Peak Diode Recovery dv/dt & (Note 3) & 4.5 \\ \hline Power Dissipation & \hline (T_C = 25^{\circ}C) & 100 & 41 \\ \hline - Derate Above 25^{\circ}C & 0.83 & 0.33 \\ \hline Operating and Storage Temperature Range & -55 to +150 \\ \hline \end{array}$

Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Parameter	FDP18N20F	FDPF18N20FT	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	1.2	3.0	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction to Ambient, Max.	62.5	62.5	°C/VV

Part Nu	Part Number Top Mark		Packag	kage Packing Method Reel Siz		Tape Width		Qu	Quantity	
FDP18N20F FDP18N20F FDPF18N20FT FDPF18N20FT		TO-220	TO-220 Tube N/A		N/A		50 units			
		TO-220	TO-220F Tube		N/A		50 units			
Electrics		otoriotioo = ocoo						-		
	I Characteristics T _C = 25°C		uniess o	Test Conditions		Min.	Тур.	Max.	Unit	
Off Charac	teristics						.,,,,			
BV _{DSS}	Drain to Source Breakdown Voltage		1	_D = 250 μA, V _{GS} = 0 V, ⁻	$T_{1} = 25^{\circ}C_{1}$	200	-	-	V	
ΔBV_{DSS}		0			-	200	-	-		
ΔDV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient		1	_D = 250 μA, Referenced	to 25°C	-	0.2	-	V/°C	
1	Zoro Cot	Cata Valtaga Drain Current		V _{DS} = 200 V, V _{GS} = 0 V		-	-	10	μA	
IDSS	Zero Gate Voltage Drain Current			V _{DS} = 160 V, T _C = 125 ^o C)	-	-	100	μΑ	
I _{GSS}	Gate to E	Body Leakage Current	١	$V_{\rm GS}$ = ±30 V, $V_{\rm DS}$ = 0 V		-	-	±100	nA	
On Charac	teristics									
V _{GS(th)}	Gate Thr	Gate Threshold Voltage		V _{GS} = V _{DS} , I _D = 250 μA		3.0	-	5.0	V	
R _{DS(on)}	Static Dra	ain to Source On Resistance			-	0.12	0.14	Ω		
	-	orward Transconductance		V _{DS} = 20 V, I _D = 9 A			40.0		0	
9FS	Forward	Transconductance		$v_{\rm DS} = 20 \text{V}, \text{I}_{\rm D} = 9 \text{A}$		-	13.6	-	S	
Dynamic C	Character	ristics				-	885	- 1180	pF	
Dynamic C C _{iss}	Character		,	V _{DS} = 25 V, V _{GS} = 0 V,					1 -	
Dynamic C C _{iss} C _{oss}	Character Input Car Output C	ristics pacitance	,			-	885	1180	pF	
Dynamic C C _{iss} C _{oss} C _{rss}	Character Input Car Output C Reverse	ristics pacitance apacitance	\ f	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz		-	885 200	1180 270	pF pF	
Dynamic C C _{iss} C _{oss} C _{rss} Q _{g(tot)}	Character Input Cap Output C Reverse Total Gat	ristics pacitance apacitance Transfer Capacitance	1	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz V _{DS} = 160 V, I _D = 18 A,			885 200 24	1180 270 35	pF pF pF	
$\begin{array}{c} \textbf{Dynamic C}\\ \hline C_{iss}\\ \hline C_{oss}\\ \hline C_{rss}\\ \hline Q_{g(tot)}\\ \hline Q_{gs} \end{array}$	Character Input Cap Output C Reverse Total Gat Gate to S	ristics pacitance apacitance Transfer Capacitance re Charge at 10V	1	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	(Note 4)		885 200 24 20	1180 270 35	pF pF pF nC	
$\begin{array}{c} \textbf{Dynamic C}\\ \textbf{C}_{iss}\\ \textbf{C}_{oss}\\ \textbf{C}_{rss}\\ \textbf{Q}_{g(tot)}\\ \textbf{Q}_{gs}\\ \textbf{Q}_{gd} \end{array}$	Charactel Input Cap Output C Reverse Total Gat Gate to S Gate to D	ristics pacitance apacitance Transfer Capacitance re Charge at 10V Source Gate Charge Drain "Miller" Charge	1	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz V _{DS} = 160 V, I _D = 18 A,	(Note 4)		885 200 24 20 5	1180 270 35 26 -	pF pF pF nC nC	
Dynamic C C_{iss} C_{oss} C_{rss} $Q_{g(tot)}$ Q_{gs} Q_{gd} Switching	Character Input Cap Output C Reverse Total Gat Gate to S Gate to D Character	ristics pacitance apacitance Transfer Capacitance re Charge at 10V Source Gate Charge Drain "Miller" Charge	1	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz V _{DS} = 160 V, I _D = 18 A,	(Note 4)		885 200 24 20 5	1180 270 35 26 -	pF pF pF nC nC	
Dynamic C C_{iss} C_{oss} C_{rss} $Q_{g(tot)}$ Q_{gs} Q_{gd} Switching $t_{d(on)}$	Character Input Cap Output C Reverse Total Gat Gate to S Gate to D Character Turn-On	ristics pacitance apacitance Transfer Capacitance te Charge at 10V Source Gate Charge Drain "Miller" Charge eristics		$V_{DS} = 25 V, V_{GS} = 0 V,$ f = 1 MHz $V_{DS} = 160 V, I_D = 18 A,$ $V_{GS} = 10 V$ $V_{DD} = 100 V, I_D = 18 A,$	(Note 4)	- - - - -	885 200 24 20 5 9	1180 270 35 26 - -	pF pF nC nC	
$\begin{array}{c} \textbf{Dynamic C}\\ \textbf{C}_{iss}\\ \textbf{C}_{oss}\\ \textbf{C}_{rss}\\ \textbf{Q}_{g(tot)}\\ \textbf{Q}_{gs}\\ \textbf{Q}_{gd} \end{array}$	Character Input Cap Output C Reverse Total Gat Gate to S Gate to D Characte Turn-On Turn-On	ristics pacitance apacitance Transfer Capacitance te Charge at 10V Source Gate Charge Drain "Miller" Charge eristics Delay Time		V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz V _{DS} = 160 V, I _D = 18 A, V _{GS} = 10 V	(Note 4)	- - - - -	885 200 24 20 5 9	1180 270 35 26 - - 40	pF pF nC nC nC	
$\begin{array}{c} C_{oss} \\ C_{rss} \\ Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Character Input Cap Output C Reverse Total Gat Gate to S Gate to D Characte Turn-On Turn-On	ristics pacitance apacitance Transfer Capacitance te Charge at 10V Source Gate Charge Drain "Miller" Charge eristics Delay Time Rise Time Delay Time		$V_{DS} = 25 V, V_{GS} = 0 V,$ f = 1 MHz $V_{DS} = 160 V, I_D = 18 A,$ $V_{GS} = 10 V$ $V_{DD} = 100 V, I_D = 18 A,$	(Note 4)	- - - - - - - - -	885 200 24 20 5 9 16 50	1180 270 35 26 - - 40 110	pF pF nC nC nC nC	
$\begin{array}{c c} \textbf{Dynamic C}\\ \hline C_{iss}\\ \hline C_{oss}\\ \hline C_{rss}\\ \hline Q_{g(tot)}\\ \hline Q_{gs}\\ \hline Q_{gd}\\ \hline \textbf{Switching}\\ \hline \textbf{Switching}\\ \hline t_{d(on)}\\ \hline t_r\\ \hline t_{d(off)}\\ \hline t_f\\ \hline \end{array}$	Character Input Cap Output C Reverse Total Gat Gate to S Gate to D Character Turn-On Turn-On Turn-Off Turn-Off	ristics pacitance apacitance Transfer Capacitance te Charge at 10V Source Gate Charge Drain "Miller" Charge eristics Delay Time Rise Time Delay Time Fall Time		$V_{DS} = 25 V, V_{GS} = 0 V,$ f = 1 MHz $V_{DS} = 160 V, I_D = 18 A,$ $V_{GS} = 10 V$ $V_{DD} = 100 V, I_D = 18 A,$			885 200 24 20 5 9 9 16 50 50	1180 270 35 26 - - 40 110 110	pF pF pF nC nC nC nC nS ns	
Dynamic C C_{iss} C_{oss} C_{rss} $Q_{g(tot)}$ Q_{gs} Switching $t_{d(on)}$ t_r $t_{d(off)}$ t_f Drain-Sour	Character Input Cap Output C Reverse Total Gat Gate to S Gate to S Gate to D Character Turn-On Turn-On Turn-Off Turn-Off	ristics pacitance apacitance Transfer Capacitance te Charge at 10V Source Gate Charge Drain "Miller" Charge eristics Delay Time Rise Time Delay Time		$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz $V_{DS} = 160 \text{ V}, I_D = 18 \text{ A},$ $V_{GS} = 10 \text{ V}$ $V_{DD} = 100 \text{ V}, I_D = 18 \text{ A},$ $V_{GS} = 10 \text{ V}, R_G = 25 \Omega$			885 200 24 20 5 9 9 16 50 50	1180 270 35 26 - - 40 110 110	pF pF pF nC nC nC nC nS ns	
Dynamic C C_{iss} C_{oss} C_{rss} $Q_{g(tot)}$ Q_{gs} Switching $t_{d(on)}$ t_r $t_{d(off)}$ t_f Drain-Sour	Character Input Car Output C Reverse Total Gat Gate to S Gate to S Character Turn-On Turn-On Turn-Off Turn-Off Turn-Off Turn-Off	ristics pacitance apacitance Transfer Capacitance e Charge at 10V Source Gate Charge Drain "Miller" Charge eristics Delay Time Rise Time Delay Time Fall Time e Characteristics	e Diode I	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz $V_{DS} = 160 \text{ V}, I_D = 18 \text{ A},$ $V_{GS} = 10 \text{ V}$ $V_{DD} = 100 \text{ V}, I_D = 18 \text{ A},$ $V_{GS} = 10 \text{ V}, R_G = 25 \Omega$ Forward Current		- - - - - - - - -	885 200 24 20 5 9 9 16 50 50	1180 270 35 26 - - 40 110 110 90	pF pF nC nC nC nC ns ns ns	
Dynamic C C _{iss} C _{oss} C _{rss} Q _{g(tot)} Q _{gs} Q _{gd} Switching t _{d(on)} t _r t _{d(off)} t _f Drain-Soun I _s I _{sm}	Character Input Cap Output C Reverse Total Gat Gate to S Gate to S Gate to D Character Turn-On Turn-On Turn-Off Turn-Off Turn-Off Turn-Off Turn-Off Maximum	ristics pacitance apacitance Transfer Capacitance te Charge at 10V Source Gate Charge Drain "Miller" Charge eristics Delay Time Rise Time Delay Time Fall Time e Characteristics n Continuous Drain to Source	ce Diode Forw	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz $V_{DS} = 160 \text{ V}, I_D = 18 \text{ A},$ $V_{GS} = 10 \text{ V}$ $V_{DD} = 100 \text{ V}, I_D = 18 \text{ A},$ $V_{GS} = 10 \text{ V}, R_G = 25 \Omega$ Forward Current vard Current		· · · · · ·	885 200 24 20 5 9 16 50 50 40	1180 270 35 26 - - 40 110 110 90 18	pF pF nC nC nC nS ns ns ns	
$\begin{array}{c c} \textbf{Dynamic C}\\ \hline C_{iss}\\ \hline C_{oss}\\ \hline C_{rss}\\ \hline Q_{g(tot)}\\ \hline Q_{gs}\\ \hline Q_{gd}\\ \hline \textbf{Switching}\\ \hline \textbf{Switching}\\ \hline t_{d(on)}\\ \hline t_r\\ \hline t_{d(off)}\\ \hline t_f\\ \hline \end{array}$	Character Input Cap Output C Reverse Total Gat Gate to S Gate to D Character Turn-On Turn-On Turn-Off Turn-Off Turn-Off Turn-Off Maximum Maximum Drain to S	ristics pacitance apacitance Transfer Capacitance te Charge at 10V Source Gate Charge Drain "Miller" Charge eristics Delay Time Rise Time Delay Time Fall Time e Characteristics n Continuous Drain to Source of Pulsed Drain to Source Dia	e Diode I ode Forw ge	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz $V_{DS} = 160 \text{ V}, I_D = 18 \text{ A},$ $V_{GS} = 10 \text{ V}$ $V_{DD} = 100 \text{ V}, I_D = 18 \text{ A},$ $V_{GS} = 10 \text{ V}, R_G = 25 \Omega$ Forward Current			885 200 24 20 5 9 16 50 50 40	1180 270 35 26 - - 40 110 110 90 - 18 72	pF pF nC nC nC nS ns ns ns A A	


Notes:


1. Repetitive rating: pulse-width limited by maximum junction temperature.


2. L = 2 mH, I_{AS} = 18 A, V_{DD} = 50 V, R_G = 2 5Ω, starting T_J = 25°C. 3. I_{SD} ≤ 18 A, di/dt ≤ 200 A/µs, V_{DD} ≤ BV_{DSS}, starting T_J = 25°C. 4. Essentially independent of operating temperature typical characteristics.


2














6





FDP18N20F / FDPF18N20FT — N-Channel UniFETTM FRFET[®] MOSFET



obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/package/packageDetails.html?id=PN_TF220-003

FDP18N20F / FDPF18N20FT — N-Channel UniFETTM FRFET[®] MOSFET



SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AX-CAP [®] *
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK [®]
EfficentMax™
ESBC™

airchild® Fairchild Semiconductor® FACT Quiet Series™ FACT[®] FAST[®] FastvCore™ FETBench™ FPS™

FRFET® Global Power ResourceSM GreenBridge™ Green FPS™ Green FPS™ e-Series™ G*max*™ GTO™ IntelliMAX™ **ISOPLANAR™** Marking Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver® OptoHiT™ **OPTOLOGIC® OPTOPLANAR[®]**

F-PFS™

 $(1)_{\mathbb{B}}$ PowerTrench[®] PowerXS™ Programmable Active Droop™ QFET QS™ Quiet Series™ RapidConfigure[™] Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM® STEALTH™ SuperFET[®] SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS®

Sync-Lock™ SYSTEM^{®*} GENERAL TinyBoost[®] TinyBuck® TinyCalc™ TinvLogic® TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* µSerDes™ $\mu_{\scriptscriptstyle{\mathsf{Ser}}}$ UHC® Ultra FRFET™ UniFFT™ VCX™ VisualMax™

VoltagePlus™

XS™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

SvncFET™

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are 1. intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Tern

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.