ON Semiconductor

Is Now

onsem!

To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and **ONSEM** and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries, **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi** product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical " parameters which may be provided in **onsemi** data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

Dual Synchronous Buck Controller for Notebook Power System

The NCP5215, a high−efficiency and fast−transient−response dual−channel buck controller, provides a multifunctional power solution for notebook power system. 180^o interleaved operation function between the two channels has capabilities of reducing the common input capacitor requirement and improving noise immunity. Adaptive−Voltage−Positioning (AVP) control reduces the requirement of output filter capacitors. Programmable power−saving operation ensures high efficiency over entire load range. Input feedforward voltage−mode control is employed to deal with wide input voltage range. Transient−Response−Enhancement (TRE) control for the both channels enables fast transient response.

Features

- Wide Input Voltage Range: 4.5 V to 24 V
- Adjustable Output Voltage Range: 0.8 V to 3.0 V
- Selectable Nominal Fixed Switching Frequency: 200 kHz, 300 kHz, and 400 kHz
- 180° Interleaved Operation Function between the Two Channels
- Programmable Adaptive−Voltage−Positioning (AVP) Operation
- Programmable Transient−Response−Enhancement (TRE) Control
- Power Saving Operation under Light Load Condition
- Input Feedforward Voltage Mode Control
- Resistive or Inductor's DCR Current Sensing
- 1% Internal 0.8 V Reference
- External Soft−Start Operation
- Output Discharge and Soft−Stop
- Built−in Gate Drivers
- Input Supplies Undervoltage Lockout
- Output Overvoltage and Undervoltage Protections
- Accurate Overcurrent Protection
- Thermal Shutdown Protection
- QFN40 Package
- This is a Pb−Free Device

Typical Applications

- Notebook Computers
- CPU Chipset Power Supplies

ON Semiconductor®

http://onsemi.com

(Top View)

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

Figure 1. Internal Block Diagram and Typical Application

PIN FUNCTION DESCRIPTION

MAXIMUM RATINGS

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device contains ESD protection and exceeds the following tests: Human Body Model (HBM) ≤2.0kV per JEDEC standard: JESD22−A114.

Machine Model (MM) =≤200V per JEDEC standard: JESD22−A115, except Pin 17 and Pin 34, which are ≤150V.

2. Latchup Current Maximum Rating: ≤150mA per JEDEC standard: JESD78.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, V_{IN} = 12 V, F_{SET} = 5.0 V, Fsw = 300 kHz, T_A = −40°C to 85°C, unless otherwise noted.)

VOLTAGE−MONITOR

VREF OUTPUT

CURRENT LIMIT

3. Guaranteed by design, not tested in production.

4. Guaranteed by design, not tested in production.

Internal Droop Resistance RDRP RDRP From V_{DRP} to V_{REF} 2.4 2.65 2.9 kΩ

5. Guaranteed by design, not tested in production.

TYPICAL OPERATING CHARACTERISTICS

TYPICAL OPERATING CHARACTERISTICS

TYPICAL OPERATING CHARACTERISTICS

TYPICAL OPERATING CHARACTERISTICS

Top: Vin, Input Voltage Ripple, (100mV/div) Middle: SWN1, CH1 Switching Node Voltage, (10V/div) Bottom: SWN2, CH2 Switching Node Voltage, (10V/div) Time: 2us/div

Figure 16. Input Voltage Ripple with Interleaved Operation (V_0 **1 = 1.5 V,** I_0 **1 = 4 A,**

Top: EN1, CH1 Enable Signal, (5V/div) Middle 1: PGOOD1, CH1 Power Good Signal, (5V/div) Middle 2: SWN1, CH1 Switching Node Voltage, (10V/div) Bottom: V_0 1, CH1 Output Voltage, (1V/div)

Time: 200us/div

Middle 1: PGOOD1, CH1 Power Good Signal, (5V/div) Middle 2: SWN1, CH1 Switching Node Voltage, (10V/div) Bottom: V_O1 , CH1 Output Voltage, (1V/div) Time: 5ms/div

Figure 20. Powerdown Operation (V_O 1 = 1.5 V, I_0 **1** = 0 A, FPWM)

Top: SWN1, CH1 Switching Node Voltage, (10V/div) Middle 1: Vo1, CH1 Output Voltage Ripple, (50mV/div) Middle 2: SWN2, CH2 Switching Node Voltage, (10V/div) Bottom: Vo2, CH2 Output Voltage Ripple, (50mV/div) Time: 2us/div

Figure 17. Output Voltage Ripple with Interleaved Operation ($V_O1 = 1.5$ V, $I_O1 = 4$ A,

Top: EN2, CH2 Enable Signal, (5V/div)

Middle 1: PGOOD2, CH2 Power Good Signal, (5V/div) Middle 2: SWN2, CH2 Switching Node Voltage, (10V/div) Bottom: V_0 2, CH2 Output Voltage, (1V/div) Time: 200µs/div

Figure 19. Powerup Operation (V_O 2 = 1.05 V,

Top: EN2, CH2 Enable Signal, (5V/div) Middle 1: PGOOD2, CH2 Power Good Signal, (5V/div) Middle 2: SWN2, CH2 Switching Node Voltage, (10V/div) Bottom: Vo2, CH2 Output Voltage, (1V/div) Time: 5ms/div

Figure 21. Powerdown Operation $(V_0^2 = 1.05 V, I_0^2 = 0 A, F$ PWM)

Top: Vo1, CH1 Output Voltage Ripple, (50mV/div) Middle: Io1, CH1 Output Current, (5A/div) Bottom: SWN1, CH1 Switching Node Voltage, (10V/div) Time: 20µs/div

Figure 22. Load Transient Response with FPWM Operation (V_0 **1 = 1.5 V,**

Top: Vo1, CH1 Output Voltage Ripple, (50mV/div) Middle: Io1, CH1 Output Current, (5A/div) Bottom: SWN1, CH1 Switching Node Voltage, (10V/div) Time: 50us/div

Figure 24. Load Transient Response with N_0 **ID** = 1.5 V, N_0 **1** = 1.5 V, N_0 **1** =

Top: FPWM#, FPWM# Signal, (5V/div) Middle 1: Vo1, CH1 Output Voltage Ripple, (50mV/div) Middle 2: iL1, CH1 Inductor Current, (5A/div) Bottom: SWN1, CH1 Switching Node Voltage, (10V/div) Time: 50us/div

Figure 26. On−Line Mode−Changing Operation (VO1 = 1.5 V, IO1 = 0.2 A, FPWM−Skip Mode−FPWM)

Top: Vo2, CH2 Output Voltage Ripple, (50mV/div) Middle: Io2, CH2 Output Current, (5A/div) Bottom: SWN2, CH2 Switching Node Voltage, (10V/div) Time: 20us/div.

Figure 23. Load Transient Response with FPWM Operation (V_0 **2 = 1.05 V,** I_0 **2 =**

Top: Vo2, CH2 Output Voltage Ripple, (50mV/div) Middle: Io2, CH2 Output Current, (5A/div) Bottom: SWN2, CH2 Switching Node Voltage, (10V/div) Time: 50µs/div

Figure 25. Load Transient Response with Skip−Mode Operation (VO2 = 1.05 V, IO2 =

Top: FPWM#, FPWM# Signal, (5V/div) Middle 1: Vo2, CH2 Output Voltage Ripple, (50mV/div) Middle 2: iL2, CH2 Inductor Current, (5A/div) Bottom: SWN2, CH2 Switching Node Voltage, (10V/div) Time: 50us/div

Figure 27. On−Line Mode−Changing Operation (VO2 = 1.05 V, IO2 = 0.2 A, FPWM−Skip Mode−FPWM)

OPERATION DESCRIPTION

General

The NCP5215, a high–efficiency and fast−transient−response dual−channel buck controller, provides a multifunctional power solution for notebook power system. 180° interleaved operation function between the two channels has capabilities of reducing the common input capacitor requirement and improving noise immunity. Adaptive−Voltage−Positioning (AVP) control reduces the requirement of output filter capacitors. Programmable power−saving operation ensures high efficiency over entire load range. Input feedforward voltage−mode control is employed to deal with wide input voltage range. Transient−Response−Enhancement (TRE) control for the both channels enables fast transient response.

PWM Operation

The NCP5215 operates at a pin−selectable normal operation switching frequency, allowing 200 kHz, 300 kHz, or 400 kHz. As shown in Table 1, the connection of the pin FSET determines normal operation frequency in continuous−conduction−mode (CCM).

Table 1. SWITCHING FREQUENCY SELECTION

To speed up transient response and increase sampling rate, an internal high−frequency clock is employed, which frequency is four times of the selected normal operating frequency. As an instance, if the FSET pin is connected to V_{CC} , the normal switching frequency is set to 300 kHz. The internal high−frequency clock is 1.2 MHz. Figure 28 shows internal clocks of the NCP5215 in this case. The 1.2MHz high−frequency clock with 50% duty−ratio introduced to the two PWM channels. A digital circuitry generates two interleaved 300 kHz clocks using the 1.2 MHz clock and output them to the two PWM channels as normal operation clocks in CCM, respectively.

Forced−PWM Operation (FPWM Mode)

If the FPWM# pin is pulled low, the NCP5215 works under forced−PWM operation and thus always in CCM. The two channels always run in selected fixed frequency and 180° interleaved operation. In this mode, the low−side gate−drive signal is forced to be the complement of the high−side gate−drive signal. This mode allows reverse inductor current, in such a way that it provides more accurate voltage regulation and fast transient response.

During soft−start operation, the NCP5215 automatically runs in FPWM mode regardless of the FPWM# pin's setting to guarantee smooth powerup.

Figure 28. Internal Clocks in the NCP5215 as F_{SW} = **300 kHz**

Light−Load Pulse−Skipping Operation (Skip Mode)

If the skip mode is enabled by pulling high FPWM# pin, the NCP5215 works in pulse−skipping enabled operation (PS).

In medium and high load range, the converter still runs in CCM, and the switching frequency is fixed as the selected frequency. If both channels run in CCM, they operate interleaved.

In light load range, the converter will enter skip mode if negative inductor current appears continuously. In the skip mode, the bottom MOSFET will be turned off when the inductor current is going negative. The top MOSFET's on−time is fixed to around 1.5 times as the on−time in CCM. The NCP5215 continuously monitors the voltage at FB pin and comparing to the voltage at VDRP Pin. When the FB voltage drops below the VDRP voltage, a fixed on−time will be initiated at the time of the next coming high−frequency clock edge, which can be either rising edge or falling edge. The minimum off−time is half high−frequency cycle.

When the load increases and the inductor current becomes continuous, the controller will automatically return to fixed−frequency operation and be synchronized to the normal operation clock.

Transient Response Enhancement (TRE)

In the skip mode, the operation of the NCP5215 is similar to constant on−time scheme. The response time of the controller is between half to one cycle of the high−frequency clock. However, for a conventional trailing−edge PWM controller in CCM, the fastest response time is one switching cycle in the worst case. To further improve transient response in CCM, a transient response enhancement circuitry is introduced to the NCP5215.

In CCM operation, the controller continuously monitors the output voltage (COMP) of the error amplifier to detect load transient events. As shown in Figure [1](#page-2-0), there is a threshold voltage in each channel made in a way that a filtered COMP signal pluses an adjustable offset voltage, which is set by an external resistor. Once large load transient occurs, the COMP signal is possible to exceed the threshold and then TRE signal will be high in a short period, which is typically around one normal switching cycle. In this short period, the controller will be running at high frequency and therefore has faster response. After that the controller comes back to normal switching frequency operation. Figure 29 shows TRE effect on a load transient response.

Top: Vo (50mV/div), Middle: Transient signal (20V/div), Bottom: SWN (10V/div), Time: (10us/div) (a) TRE disabled

Top: Vo (50mV/div), Middle: Transient signal (20V/div), Bottom: SWN (10V/div), Time: (10us/div) (b) TRE enabled

Figure 29. Transient Response Comparison on TRE

The internal offset voltage of the TRE threshold is set by an external resistor R_{TRF} connected from the TRESET Pin to AGND.

$$
V_{th_TRE} = \frac{I_{TRE} \cdot R_{TRE}}{4}
$$
 (eq. 1)

where I_{TRE} is a sourcing current out the TRESET pin. A recommended value for V_{th} TRE is around 1.5 times of peak−to−peak value of the COMP signal in CCM operation. The higher V_{th} TRE, the lower sensitivity to load transient. The TRE function can be disabled by pulling high the TRESET pin to V_{CC} or just leaving it float.

Adaptive Voltage Positioning (AVP)

For applications with fast transient currents, adaptive voltage positioning can reduce peak−to−peak output voltage deviations due to load transients and allow use of a smaller output filter. Adaptive voltage positioning sets output voltage higher than nominal at light loads, and output voltage is allowed limited sag when the load current is applied. Upon removal of the load, output voltage returns no higher than the original level, allowing one output transient peak to be canceled over a load stepup and release cycle.

Figure 30 shows how AVP works. The waveform labeled "Vo without AVP" shows output voltage waveform in a converter without AVP. On the left, the output voltage sags when the output current is stepped up and later overshoots when current is stepped back down. With AVP, the peak−to−peak excursions are cut around in half. The controller can be configured to adjust the output voltage based on the output current of the converter as shown in Figure [31](#page-15-0). In order to realize the AVP function, a resistor is connected between V_{REF} and V_{DRP}. During no-load conditions, the VDRP Pin voltage stays at the same voltage level as the V_{REF} . As the output current increases, the VDRP Pin voltage decreases. This causes V_{OUT} to droop according to a loadline set by the resistor.

In the NCP5215, the output current of each channel is sensed differentially. A high gain and low offset−voltage differential amplifier in each channel allows low−resistance current−sensing resistor or low−DCR inductor to be used to minimize power dissipation. For lossless inductor current sensing as shown in Figure [31](#page-15-0), the sensing RC network should satisfy

$$
R_{CS} \times C_{CS} = \frac{L}{DCR}
$$
 (eq. 2)

where DCR is a DC resistance of a inductor, and normally C_{cs} is selected to be around 0.1 μ F. In high accuracy applications, to compensate measurement error caused by temperature, an additional resistance network including a negative−temperature−coefficient (NTC) thermistor can be connected with C_{CS} in parallel.

Figure 31. Programmable AVP with Lossless Inductor Current Sensing

Figure 32. Figure 32. Programmable AVP with Resistive Current Sensing

The output voltage with AVP is

$$
V_{O} = V_{O0} - I_{O} \cdot R_{LL}
$$
 (eq.3)

where I_0 is load current, no-load output voltage V_{00} is set by the external resistor divider, that is

$$
V_{OO} = \left(1 + \frac{R_{FO}}{R_{FG}}\right) \cdot V_{REF} \quad \text{where} \quad V_{P} = \left(1 + \frac{R_{FO}}{R_{FG}}\right)
$$

 R_{FO} is a resistor connected between the output and the FB pin, and R_{FG} is a resistor connected between the FB Pin to AGND. The load–line impedance R_{LL} by the AVP function is given by

$$
\displaystyle R_{LL} = \text{DCR Gain_CS}\cdot\frac{R_{\text{DRP_ext}}}{R_{\text{DRP_int}} + R_{\text{DRP_ext}}}\cdot\frac{V_{00}^{(eq.\,5)}}{V_{\text{REF}}}
$$

where DCR is DC resistance of the inductor, Gain CS is a gain from $[(CS+)-(CS-)]$ to (VDRP–VREF), R_{DRP} int is a internal resistance connected between the output reference and the VDRP Pin, R_{DRP ext} is a external resistance connected between the output reference and the VDRP pin.

If an additional current sensing resistor (R_{CS}) is employed to improve accuracy, as shown in Figure 32, the load line resistance can be calculated by

$$
R_{LL} = R_{CS} \text{Gain_CS} \cdot \frac{R_{DRP_ext}}{R_{DRP_int} + R_{DRP_ext}} \cdot \frac{V_{OO}^{(eq. 6)}}{V_{REF}}
$$

The AVP function can be easily disabled by shorting VDRP pin and VREF pin together.

Control Logic

 ${\rm t_{SS}}$

The internal control logic is powered by V_{CC} . Figure 33 shows a power−up and powerdown timing diagram for each channel. Figure 34 shows a state diagram for each channel.

The NCP5215 continuously monitors V_{CC} and V_{IN} level with an undervoltage lockout (UVLO) function. If both V_{CC} and V_{IN} are in operation range, and output voltage is below 0.3 V, the converter has a soft−start after ENBL signal goes high. The soft−start time is programmed by an external capacitor C_{SS} connected from the SS Pin to AGND, which can be calculated by

$$
= \frac{0.8 \times C_{SSS}}{I_{SS}}
$$
 (eq. 7)

where I_{SS} is a sourcing current output from the SS pin.

When the ENBL goes low, or the internal fault latch is set by over current or output undervoltage, the device operates in soft stop and output discharge mode. The output is discharged to GND through an internal 12 Ω switch connected from the CS−/Vo pin to the PGND Pin, until the output voltage decreases to 0.3 V. Also if restart the system when the output voltage is still above 0.3 V, the device will discharge the output voltage to 0.3 V first and then start soft−start.

Overcurrent Protection (OCP)

The NCP5215 protects power system if overcurrent occurs. The current through each channel is continuously monitored with the differential current sense. Current limit threshold is related to an external voltage at the I_{LIM} pin, which is normally produced by an external resistor divider $(R_{il1}$ and $R_{il2})$ connected from the V_{REF} pin to AGND. The current−limit threshold for peak current is set by

$$
I_{LIM(Peak)} = 0.2 \cdot \frac{R_{il2} \cdot V_{REF}}{(R_{il1} + R_{il2}) \cdot DCR}
$$
 (eq. 8)

or

$$
I_{LIM(Peak)} = 0.2 \cdot \frac{R_{il2} \cdot V_{REF}}{(R_{il1} + R_{il2}) \cdot R_{CS}}
$$
 (eq. 9)

If inductor current exceeds the current threshold continuously, the top gate drive will be turned off cycle−by−cycle. In the meanwhile, an internal fault timer will be triggered to count normal operation clock. After 16 continuous clock pulses, if the fault still exists the part latches off, both the top gate drive and the bottom gate drive

are turned off and their outputs are float. The fault remains set until the system has shutdown and re−applied power or the enable input signal to the regulator controller has toggled states.

Overvoltage Protection (OVP)

An OVP circuit monitors the output voltages to prevent from over voltage. OVP limit is typically 117% of the nominal output voltage level. If the output voltage is above this threshold, an OV fault is set, the top gate drive is turned OFF, and then the bottom gate drive is latched ON to discharge the output. The fault remains set until the system has shutdown and re−applied power or the enable input signal to the regulator controller has toggled states.

Undervoltage Protection (UVP)

A UVP circuit monitors the output voltages to detect undervoltage. UVP limit is 68% of the nominal output

voltage level. If the output voltage is below this threshold, a UV fault is set. If an OV protection is set before, the bottom gate drive is forced high. If no OV protection set, an internal fault timer will be triggered to count normal operation clock. After 16 continuous clock pulses, if the fault still exists the part latches off, both the top gate drive and the bottom gate drive are turned off and their outputs are float. The fault remains set until the system has shutdown and re−applied power or the enable input signal to the regulator controller has toggled states.

Thermal Protection

The NCP5215 has a thermal shutdown protection to protect the device from overheating when the die temperature exceeds 150°C. Once the thermal protection is triggered, the fault state can be ended by re−applying V_{CC} , V_{IN} , or ENBL when the temperature drops down below 120°C.

Figure 34. State Diagram per Channel

Table 2. BILL OF MATERIALS FOR THE TYPICAL APPLICATION

PACKAGE DIMENSIONS

ON Semiconductor and ^(IN) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any lability are intered in SCILLC and specifically or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death
may occur. Should Buyer purchase or personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part.
SCILLC is an Equal Opportunity/Affirmative

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81−3−5773−3850

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative