

ON Semiconductor®

FAN3223 / FAN3224 / FAN3225 Dual 4-A High-Speed, Low-Side Gate Drivers

Features

- Industry-Standard Pinouts
- 4.5-V to 18-V Operating Range
- 5-A Peak Sink/Source at V_{DD} = 12 V
- 4.3-A Sink / 2.8-A Source at V_{OUT} = 6 V
- Choice of TTL or CMOS Input Thresholds
- Three Versions of Dual Independent Drivers:
 - Dual Inverting + Enable (FAN3223)
 - Dual Non-Inverting + Enable (FAN3224)
 - Dual-Inputs (FAN3225)
- Internal Resistors Turn Driver Off If No Inputs
- MillerDrive™ Technology
- 12-ns / 9-ns Typical Rise/Fall Times (2.2-nF Load)
- Under 20-ns Typical Propagation Delay Matched within 1 ns to the Other Channel
- Double Current Capability by Paralleling Channels
- 8-Lead 3x3 mm MLP or 8-Lead SOIC Package
- Rated from -40°C to +125°C Ambient
- Automotive Qualified to AEC-Q100 (F085 Version)

Applications


- Sw itch-Mode Pow er Supplies
- High-Efficiency MOSFET Switching
- Synchronous Rectifier Circuits
- DC-to-DC Converters
- Motor Control
- Automotive-Qualified Systems (F085 version)

Description

The FAN3223-25 family of dual 4 A gate drivers is designed to drive N-channel enhancement-mode MOSFETs in low-side switching applications by providing high peak current pulses during the short switching intervals. The driver is available with either TTL or CMOS input thresholds. Internal circuitry provides an under-voltage lockout function by holding the output LOW until the supply voltage is within the operating range. In addition, the drivers feature matched internal propagation delays between A and B channels for applications requiring dual gate drives with critical timing, such as synchronous rectifiers. This also enables connecting two drivers in parallel to effectively double the current capability driving a single MOSFET.


The FA N322X drivers incorporate Miller Drive™ architecture for the final output stage. This bipolar-MOSFET combination provides high current during the Miller plateau stage of the MOSFET turn-on / turn-off process to minimize switching loss, while providing rail-to-rail voltage swing and reverse current capability.

The FAN3223 offers two inverting drivers and the FAN3224 offers two non-inverting drivers. Each device has dual independent enable pins that default to ON if not connected. In the FAN3225, each channel has dual inputs of opposite polarity, which allows configuration as non-inverting or inverting with an optional enable function using the second input. If one or both inputs are left unconnected, internal resistors bias the inputs such that the output is pulled LOW to hold the power MOSFET OFF.



FAN3223

ENA 1 8 ENB
INA 2 A 7 OUTA
GND 3 6 VDD
INB 4 B 5 OUTB



FAN3225

FAN3224

Figure 1. Pin Configurations

Publication Order Number

Ordering Information

Part Number	Logic	Input Threshold	Package	Packing Method	Quantity per Reel
FAN3223CMPX			3x3 mm MLP-8	Tape & Reel	3,000
FAN3223CMX		CMOS	SOIC-8	Tape & Reel	2,500
FAN3223CMX-F085 ⁽¹⁾	Dual Inverting		SOIC-8	Tape & Reel	2,500
FAN3223TMPX	- Channels + Dual Enable		3x3 mm MLP-8	Tape & Reel	3,000
FAN3223TMX		TTL	SOIC-8	Tape & Reel	2,500
FAN3223TMX-F085 ⁽¹⁾			SOIC-8	Tape & Reel	2,500
FAN3224CMPX			3x3 mm MLP-8	Tape & Reel	3,000
FAN3224CMX		CMOS	SOIC-8	Tape & Reel	2,500
FAN3224CMX-F085 ⁽¹⁾	Dual Non-Inverting		SOIC-8	Tape & Reel	2,500
FAN3224TMPX	Channels + Dual		3x3 mm MLP-8	Tape & Reel	3,000
FAN3224TMX	Enable	ΠL	SOIC-8	Tape & Reel	2,500
FAN3224TMX-F085 ⁽¹⁾		IIL	SOIC-8	Tape & Reel	2,500
FAN3224TUMX-F085 ⁽²⁾			SOIC-8	Tape & Reel	2,500
FAN3225CMPX			3x3 mm MLP-8	Tape & Reel	3,000
FAN3225CMX		CMOS	SOIC-8	Tape & Reel	2,500
FAN3225CMX-F085 ⁽¹⁾	Dual Channels of Two-		SOIC-8	Tape & Reel	2,500
FAN3225TMPX	Input / One-Output Drivers		3x3 mm MLP-8	Tape & Reel	3,000
FAN3225TMX	1	ΠL	SOIC-8	Tape & Reel	2,500
FAN3225TMX-F085 ⁽¹⁾			SOIC-8	Tape & Reel	2,500

Notes:

- 1. Qualified to AEC-Q100.
- 2. Modified UVLO thresholds.

Package Outlines




Figure 2. 3x3 mm MLP-8 (Top View)




Figure 3. SOIC-8 (Top View)

Thermal Characteristics (3)

Package	$\Theta_{JL}^{(4)}$	$\Theta_{JT}^{(5)}$	$\Theta_{JA}^{(6)}$	$\Psi_{JB}^{(7)}$	$\Psi_{ m JT}^{(8)}$	Unit
8-Lead 3x3 mm Molded Leadless Package (MLP)	1.2	64	42	2.8	0.7	°C/W
8-Pin Small Outline Integrated Circuit (SOIC)	38	29	87	41	2.3	°C/W

Notes:

- 3. Estimates derived from thermal simulation; actual values depend on the application.
- 4. Theta_JL (Θ_{IL}): Thermal resistance between the semiconductor junction and the bottom surface of all the leads (including any thermal pad) that are typically soldered to a PCB.
- Theta_JT (Θ_{UT}): Thermal resistance between the semiconductor junction and the top surface of the package, assuming it is held at a uniform temperature by a top-side heatsink.
- 6. Theta_JA (O_{JA}): Thermal resistance between junction and ambient, dependent on the PCB design, heat sinking, and airflow. The value given is for natural convection with no heatsinkusing a 2S2P board, as specified in JEDEC standards JESD51-2, JESD51-5, and JESD51-7, as appropriate.
- 7. Psi_JB (Y_{JB}): Thermal characterization parameter providing correlation between semiconductor junction temperature and an application circuit board reference point for the thermal environment defined in Note 6. For the MLP-8 package, the board reference is defined as the PCB copper connected to the thermal pad and protruding from either end of the package. For the SOIC-8 package, the board reference is defined as the PCB copper adjacent to pin 6.
- 8. Psi_JT (Ψ_{JT}): Thermal characterization parameter providing correlation between the semiconductor junction temperature and the center of the top of the package for the thermal environment defined in Note 6.




Figure 4. Pin Assignments (Repeated)

Pin Definitions

Name	Pin Description
ENA	Enable Input for Channel A. Pull pin LOW to inhibit driver A. ENA has TTL thresholds for both TTL and CMOS INx threshold.
ENB	Enable Input for Channel B. Pull pin LOW to inhibit driver B. ENB has TTL thresholds for both TTL and CMOS INx threshold.
GND	Ground. Common ground reference for input and output circuits.
INA	Input to Channel A.
INA+	Non-Inverting Input to Channel A. Connect to VDD to enable output.
INA-	Inverting Input to Channel A. Connect to GND to enable output.
INB	Input to Channel B.
INB+	Non-Inverting Input to Channel B. Connect to VDD to enable output.
INB-	Inverting Input to Channel B. Connect to GND to enable output.
OUTA	Gate Drive Output A: Held LOW unless required input(s) are present and V _{DD} is above UVLO threshold.
OUTB	Gate Drive Output B: Held LOW unless required input(s) are present and V _{DD} is above UVLO threshold.
OUTA	Gate Drive Output A (inverted from the input): Held LOW unless required input is present and V _{DD} is above UVLO threshold.
OUTB	Gate Drive Output B (inverted from the input): Held LOW unless required input is present and V_{DD} is above UVLO threshold.
P1	Thermal Pad (MLP only). Exposed metal on the bottom of the package; may be left floating or connected to GND; NOT suitable for carrying current.
VDD	Supply Voltage. Provides power to the IC.

Output Logic

FAN3223 (x=A or B)					
ENx	INx	OUTx			
0	0	0			
0	1 ⁽⁹⁾	0			
1 ⁽⁹⁾	0	1			
1 ⁽⁹⁾	1 ⁽⁹⁾	0			

F	FAN3224 (x=A or B)					
EN	lx	INx	OUTx			
0		0(9)	0			
0		1	0			
1(5))	0 ⁽⁹⁾	0			
1(5	d)	1	1			

FAN3225 (x=A or B)					
INx+	INx-	OUTx			
0(a)	0	0			
0(a)	1 ⁽⁹⁾	0			
1	0	1			
1	1 ⁽⁹⁾	0			

Note:

9. Default input signal if no external connection is made.

Block Diagrams




Figure 5. FAN3223 Block Diagram




Figure 6. FAN3224 Block Diagram

Block Diagrams




Figure 7. FAN3225 Block Diagram

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V _{DD}	VDD to PGND		-0.3	20.0	V
V _{EN}	ENA and ENB to GND		GND - 0.3	$V_{DD} + 0.3$	V
V _{IN}	INA, INA+, INA-, INB, INB+ and INB- to $^{\circ}$	GND	GND - 0.3	$V_{DD} + 0.3$	V
V _{OUT}	OUTA and OUTB to GND DC		GND - 0.3	$V_{DD} + 0.3$	V
TL	Lead Soldering Temperature (10 Seconds)			+260	ōC
TJ	Junction Temperature		-55	+150	ōC
T _{STG}	Storage Temperature		-65	+150	οC

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Min.	Max.	Unit
V_{DD}	Supply Voltage Range		4.5	18.0	V
V_{DD}	Supply Voltage Range (FAN3224TU	only)	9.5	18.0	V
V _{EN}	Enable Voltage ENA and ENB		0	V_{DD}	V
V _{IN}	Input Voltage INA, INA+, INA-, INB, INB+ and INB-		0	V_{DD}	V
V _{OUT}	OUTA and OUTB to GND	Repetitive Pulse < 200 ns	-2.0	$V_{DD} + 0.3$	V
T _A	Operating Ambient Temperature		-40	+125	ōС

Electrical Characteristics

Unless otherwise noted, $V_{DD}=12\,V$, $T_{J}=-40\,^{\circ}C$ to $+125\,^{\circ}C$. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Supply				_	•		
V _{DD}	Operating Range		4.5		18.0	V	
	Supply Current, Inputs / EN Not	All except FAN3225C		0.70	0.95	mA	
IDD	Connected	FAN3225C ⁽¹⁰⁾		0.21	0.35	mA	
V _{ON}	Turn-On Voltage	INA=ENA=V _{DD} , INB=ENB=0 V	3.5	3.9	4.3	V	
V _{OFF}	Turn-Off Voltage	INA=ENA=V _{DD} , INB=ENB=0 V	3.3	3.7	4.1	V	
FAN322xT	MX-F085, FAN322xCMX-F085 (Auto	omotive-Qualified Versions)	l				
V_{DD}	Operating Range		4.5		18.0	V	
	Supply Current, Inputs / EN Not	All Except FAN3225C		0.70	1.20	mA	
lDD	Supply Current, Inputs / EN Not Connected ⁽¹⁵⁾	FAN3225C ⁽¹⁰⁾		0.21	0.35	mA	
V _{ON}	Turn-On Voltage ⁽¹⁵⁾	INA=ENA=V _{DD} , INB=ENB=0 V	3.4	3.9	4.5	V	
V _{OFF}	Turn-Off Voltage ⁽¹⁵⁾	INA=ENA=V _{DD} , INB=ENB=0 V	3.2	3.7	4.3	V	
FAN3224TUMX-F085 (Modified UVLO Version)							
V_{DD}	Operating Range		9.5		18.0	V	
l _{DD}	Supply Current, Inputs / EN Not Connected ⁽¹⁵⁾			0.70	1.20	mA	
V _{ON}	Turn-On Voltage ⁽¹⁵⁾	INA=ENA=V _{DD} , INB=ENB=0 V	8.0	9.1	10.2	V	
V _{OFF}	Turn-Off Voltage ⁽¹⁵⁾	INA=ENA=V _{DD} , INB=ENB=0 V	7.0	8.2	9.3	V	
Inputs (F	FAN322xT) ⁽¹¹⁾						
V _{INL_T}	INx Logic LOW Threshold		0.8	1.2		V	
V _{INH_T}	INx Logic HIGH Threshold			1.6	2.0	V	
V _{HYS_T}	TTL Logic Hysteresis Voltage		0.2	0.4	0.8	V	
I _{IN+}	Non-Inverting Input Current	IN from 0 to V _{DD}	-1		175	μΑ	
I _{IN} -	Inverting Input Current	IN from 0 to V _{DD}	-175		1	μΑ	
FAN322xT	MX-F085, FAN3224TUMX-F085 (Au	tomotive-Qualified Versions)		1	•	•	
V_{INL_T}	INx Logic LOW Threshold		8.0	1.2		V	
V_{INH_T}	INx Logic HIGH Threshold			1.6	2.0	V	
V _{HYS_T}	TTL Logic Hysteresis Voltage		0.1	0.4	0.9	V	
I _{INx_T}	Non-inverting Input Current ⁽¹⁵⁾	IN=0 V	-1.5		1.5	μΑ	
I _{INx_} T	Non-inverting Input Current ⁽¹⁵⁾	IN=V _{DD}	80	120	175	μΑ	
I _{INx_T}	Inverting Input Current (15)	IN=0 V	-175	-120	-90	μΑ	
I _{INx_} T	Inverting Input Current (15)	IN=V _{DD}	-1.5		1.5	μΑ	
Inputs (F	FAN322x C) ⁽¹¹⁾						
V _{INL_C}	INx Logic Low Threshold		30	38		%V _{DD}	
V _{INH_C}	INx Logic High Threshold			55	70	$%V_{DD}$	
V _{HYS_C}	CMOS Logic Hysteresis Voltage			17		$%V_{DD}$	
I _{IN+}	Non-Inverting Input Current	IN from 0 to V _{DD}	-1		175	μΑ	

Electrical Characteristics

Unless otherwise noted, $V_{DD}=12\,V$, $T_{J}=-40\,^{\circ}C$ to $+125\,^{\circ}C$. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _{IN} -	Inverting Input Current	IN from 0 to V _{DD}	-175		1	μΑ
FAN322xC	MX-F085 (Automotive-Qualified Ver	sions)	•	•	•	•
V _{INL_C}	INx Logic Low Threshold		30	38		%V _{DD}
V _{INH_C}	INx Logic High Threshold			55	70	%V _{DD}
V _{HYS_C}	CMOS Logic Hysteresis Voltage			17		%V _{DD}
l _{INx_} T	Non-Inverting Input Current(15)	IN=0 V	-1.5		1.5	μΑ
l _{INx_T}	Non-Inverting Input Current ⁽¹⁵⁾	IN=V _{DD}	90	120	175	μΑ
I _{INx_} T	Inverting Input Current (15)	IN=0 V	-175	-120	-90	μΑ
I _{INx_T}	Inverting Input Current ⁽¹⁵⁾	IN=V _{DD}	-1.5		1.5	μΑ
ENABLE (FAN3223C, FAN3223T, FAN3224C, FA	AN3224T)				
V_{ENL}	Enable Logic Low Threshold	EN from 5 V to 0 V	0.8	1.2		V
V_{ENH}	Enable Logic High Threshold	EN from 0 V to 5 V		1.6	2.0	V
V _{HYS_T}	TTL Logic Hysteresis Voltage (12)			0.4		V
R _{PU}	Enable Pull-Up Resistance (12)			100		kΩ
t _{D3}	EN to Output Propagation Delay ⁽¹³⁾	0 V to 5 V EN, 1 V/ns Slew Rate	9	17	26	ns
t _{D4}	EN to Output Propagation Delay	5 V to 0 V EN, 1 V/ns Slew Rate	11	18	28	ns
FAN3223C	-TMX-F085, FAN3224C-TMX-F085, FA	AN3224TUMX-F085 (Automotive	e-Qualifi	ed Versi	ons)	
V_{ENL}	Enable Logic Low Threshold	EN from 5 V to 0 V	0.8	1.2		V
V_{ENH}	Enable Logic High Threshold	EN from 0 V to 5 V		1.6	2.0	V
V _{HYS_T}	TTL Logic Hysteresis Voltage (12)			0.4		V
R_{PU}	Enable Pull-Up Resistance (12)			100		kΩ
t _{D3}	EN to Output Propagation Delay ^(13,15)	0 V to 5V EN, 1 V/ns Slew Rate	6	17	34	ns
t _{D4}	LIV to Output Hopagation Delay	5 V to 0V EN, 1 V/ns Slew Rate	6	19	31	ns
Outputs						
ISINK	OUT Current, Mid-Voltage, Sinking (12)	OUT at $V_{DD}/2$, C_{LOAD} =0.22 μF , f =1 kHz		4.3		Α
Isource	OUT Current, Mid-Voltage, Sourcing (12)	OUT at $V_{DD}/2$, $C_{LOAD}{=}0.22~\mu F$, $f{=}1~kHz$		-2.8		Α
I _{PK_SINK}	OUT Current, Peak, Sinking(12)	C _{LOAD} =0.22 μF, f=1 kHz		5		Α
PK_SOURCE	OUT Current, Peak, Sourcing (12)	C_{LOAD} =0.22 μF , f=1 kHz		-5		Α
t _{RISE}	Output Rise Time ⁽¹⁴⁾	C _{LOAD} =2200 pF		12	20	ns
t _{FALL}	Output Fall Time ⁽¹⁴⁾	C _{LOAD} =2200 pF		9	17	ns
t _{DEL.MATCH}	Propagation Matching Between Channels	INA=INB, OUTA and OUTB at 50% Point		2	4	ns
I _{RVS}	Output Reverse Current Withstand (12)			500		mA
t _{D1} , t _{D2}	Output Propagation Delay, CMOS Inputs (14)	0 – 12 V _{IN} , 1 V/ns Slew Rate	10	18	29	ns
t _{D1} , t _{D2}	Output Propagation Delay, TTL Inputs (14)	0 – 5 V _{IN} , 1 V/ns Slew Rate	9	17	29	ns

Electrical Characteristics


Unless otherwise noted, V_{DD} =12 V, T_{J} =-40°C to +125°C. Currents are defined as positive into the device and negative out of the device.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
All Except for FAN3225C-TMX-F085 (Automotive-Qualified Versions)							
t _{RISE}	Output Rise Time ⁽¹⁴⁾	C _{LOAD} =2200 pF		12	20	ns	
tfall	Output Fall Time ⁽¹⁴⁾	C _{LOAD} =2200 pF		9	17	ns	
t _{DEL.MATCH}	Propagation Matching Between Channels	INA=INB, OUTA and OUTB at 50% Point		2	4	ns	
I _{RVS}	Output Reverse Current Withstand (12)			500		mA	
t _{D1} , t _{D2}	Output Propagation Delay, CMOS Inputs (14,15)	0 – 12 V _{IN} , 1 V/ns Slew Rate	9	18	34	ns	
t _{D1} , t _{D2}	Output Propagation Delay, TTL Inputs (14,15)	0 – 5 V _{IN} , 1 V/ns Slew Rate	6	16	30	ns	
V _{OH}	High Level Output Voltage (15)	V _{OH} =V _{DD} -V _{OUT} , l _{OUT} =-1 mA		15	35	mV	
V_{OL}	Low Level Output Voltage (15)	I _{OUT} = 1 mA		10	25	mV	
FAN3225C	_TMX_F085 (Automotive-Qualificed	Versions)	•	-	•		
trise	Output Rise Time ⁽¹⁴⁾	C _{LOAD} =2200 pF		12	28	ns	
t _{FALL}	Output Fall Time ⁽¹⁴⁾	C _{LOAD} =2200 pF		9	26	ns	
V _{OH}	High Level Output Voltage ⁽¹⁵⁾	V _{OH} =V _{DD} -V _{OUT} , l _{OUT} =-1 mA		15	37	mV	
V _{OL}	Low Level Output Voltage (15)	l _{OUT} = 1 mA		10	25	mV	

Notes:

- 10. Low er supply current due to inactive TTL circuitry.
- 11. EN inputs have TTL thresholds; refer to the ENABLE section.
- 12. Not tested in production.
- 13. See Timing Diagrams of Figure 10 and Figure 11.
- 14. See Timing Diagrams of Figure 8 and Figure 9.
- 15. Applies only to F085 versions.

Timing Diagrams








Figure 8. Non-Inverting (EN HIGH or Floating)

Figure 9. Inverting (EN HIGH or Floating)









Figure 11. Inverting (IN LOW)






Figure 12. I_{DD} (Static) vs. Supply Voltage⁽¹⁶⁾

Figure 13.

I_{DD} (Static) vs. Supply Voltage (16)





Figure 14. I_{DD} (Static) vs. Supply Voltage⁽¹⁰⁾







Figure 15. I_{DD} (No-Load) vs. Frequency

Figure 16.

IDD (No-Load) vs. Frequency

Typical characteristics are provided at 25°C and V_{DD}=12 V unless otherwise noted.







Figure 17. I_{DD} (2.2 nF Load) vs. Frequency




1.0 TTL Input 0.8

IDD (2.2 nF Load) vs. Frequency


I_{DD} (Static) vs. Temperature (16)

Figure 18.


Figure 20.



I_{DD} (Static) vs. Temperature (16) Figure 19.



I_{DD} (Static) vs. Temperature (16) Figure 21.






Figure 22. Input Thresholds vs. Supply Voltage Figure 23.

Input Thresholds vs. Supply Voltage





Figure 24. Input Threshold % vs. Supply Voltage







Figure 25. Input Thresholds vs. Temperature

Figure 26.

Input Thresholds vs. Temperature






Figure 27. UVLO Thresholds vs. Temperature

Figure 28. UVLO Threshold vs. Temperature




Figure 29. UVLO Thresholds vs. Temperature




Figure 30. Propagation Delay vs. Supply Voltage




Figure 31. Propagation Delay vs. Supply Voltage

Typical characteristics are provided at 25°C and V_{DD}=12 V unless otherwise noted.

Typical Performance Characteristics




Figure 32. Propagation Delay vs. Supply Voltage




Figure 33. Propagation Delay vs. Supply Voltage




Figure 34. Propagation Delays vs. Temperature






Figure 35. Propagation Delays vs. Temperature






Typical characteristics are provided at 25°C and V_{DD}=12 V unless otherwise noted.

Figure 36. Propagation Delays vs. Temperature

Figure 37. Propagation Delays vs. Temperature

Typical Performance Characteristics






Figure 38. Fall Time vs. Supply Voltage

Figure 39. Rise Time vs. Supply Voltage





Figure 40. Rise and Fall Times vs. Temperature




 $V_{DD} = 12V$ $C_{L} = 10nF$ $t_{RISE} = 35ns$ $V_{OUT} (5V / div)$ $t_{FALL} = 26ns$ $V_{IN} (2V / div)$ (TTL Input) t = 50ns / div

Figure 41. Rise/Fall Waveforms with 2.2 nF Load

Figure 42.

Rise/Fall Waveforms with 10 nF Load

Typical characteristics are provided at 25°C and V_{DD}=12 V unless otherwise noted.



Notes:

- 16. For any inverting inputs pulled low, non-inverting inputs pulled high, or outputs driven high, static l_{DD} increases by the current flowing through the corresponding pull-up/down resistor shown in the block diagram.
- 17. The initial spike in each current waveform is a measurement artifact caused by the stray inductance of the current-measurement loop.

Test Circuit




Figure 47. Quasi-Static I_{OUT} / V_{OUT} Test Circuit

Applications Information

Input Thresholds

Each member of the FA N322x driver family consists of two identical channels that may be used independently at rated current or connected in parallel to double the individual current capacity. In the FA N3223 and FA N3224, channels A and B can be enabled or disabled independently using ENA or ENB, respectively. The EN pin has TTL thresholds for parts with either CMOS or TTL input thresholds. If ENA and ENB are not connected, an internal pull-up resistor enables the driver channels by default. ENA and ENB have TTL thresholds in parts with either TTL or CMOS INx threshold. If the channel A and channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB should be connected and driven together.

The FA N322x family offers versions in either TTL or CMOS input thresholds. In the FA N322x T, the input thresholds meet industry-standard TTL-logic thresholds independent of the V_{DD} voltage, and there is a hysteresis voltage of approximately 0.4 V. These levels permit the inputs to be driven from a range of input logic signal levels for which a voltage over 2 V is considered logic HIGH. The driving signal for the TTL inputs should have fast rising and falling edges with a slew rate of 6 V/µs or faster, so a rise time from 0 to 3.3 V should be 550 ns or less. With reduced slew rate, circuit noise could cause the driver input voltage to exceed the hysteresis voltage and retrigger the driver input, causing erratic operation.

In the FAN322xC, the logic input thresholds are dependent on the $V_{\rm DD}$ level and, with $V_{\rm DD}$ of 12V, the logic rising edge threshold is approximately 55% of $V_{\rm DD}$ and the input falling edge threshold is approximately 38% of $V_{\rm DD}$. The CMOS input configuration offers a hysteresis voltage of approximately 17% of $V_{\rm DD}$. The CMOS inputs can be used with relatively slow edges (approaching DC) if good decoupling and bypass techniques are incorporated in the system design to prevent noise from violating the input voltage hysteresis window . This allows setting precise timing intervals by fitting an R-C circuit between the controlling signal and the IN pin of the driver introduces a delay between the controlling signal and the OUT pin of the driver.

Static Supply Current

In the l_{DD} (static) typical performance characteristics (Figure 12 - Figure 14 and Figure 19 - Figure 21), the curve is produced with all inputs/enables floating (OUT is low) and indicates the lowest static l_{DD} current for the tested configuration. For other states, additional current flows through the $100~k\Omega$ resistors on the inputs and outputs shown in the block diagram of each part (see Figure 5 - Figure 7). In these cases, the actual static l_{DD} current is the value obtained from the curves plus this additional current.

MillerDrive™ Gate Drive Technology

FA N322x gate drivers incorporate the Miller Drive TM architecture shown in Figure 48. For the output stage, a combination of bipolar and MOS devices provide large currents over a wide range of supply voltage and temperature variations. The bipolar devices carry the bulk of the current as OUT swings between 1/3 to 2/3 V_{DD} and the MOS devices pull the output to the HIGH or LOW rail.

The purpose of the Miller Drive™ architecture is to speed up switching by providing high current during the Miller plateau region when the gate-drain capacitance of the MOSFET is being charged or discharged as part of the turn-on / turn-off process.

For applications that have zero voltage switching during the MOSFET turn-on or turn-off interval, the driver supplies high peak current for fast switching even though the Miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before the MOSFET is switched ON.

The output pin slew rate is determined by V_{DD} voltage and the load on the output. It is not user adjustable, but a series resistor can be added if a slower rise or fall time at the MOSFET gate is needed.




Figure 48. MillerDrive™ Output Architecture

Under-Voltage Lockout

The FAN322x startup logic is optimized to drive ground-referenced N-channel MOSFETs with an under-voltage lockout (UVLO) function to ensure that the IC starts up in an orderly fashion. When V_{DD} is rising, yet below the UVLO level, this circuit holds the output LOW, regardless of the status of the input pins. After the part is active, the supply voltage must drop 0.2 V before the part shuts down. This hysteresis helps prevent chatter when low V_{DD} supply voltages have noise from the power switching. This configuration is not suitable for driving high-side P-channel MOSFETs because the low output voltage of the driver would turn the P-channel MOSFET ON with V_{DD} below the UVLO level.

V_{DD} Bypass Capacitor Guidelines

To enable this IC to turn a device ON quickly, a local high-frequency bypass capacitor, $C_{\text{BYP}},$ with low ESR and ESL should be connected between the VDD and GND pins with minimal trace length. This capacitor is in addition to the bulk electrolytic capacitance of 10 μF to 47 μF commonly found on the driver and controller bias circuits.

A typical criterion for choosing the value of C_{BYP} is to keep the ripple voltage on the V_{DD} supply to $\leq 5\%$. This is often achieved with a value ≥ 20 times the equivalent load capacitance C_{EQV} , defined here as Q_{GATE}/V_{DD} . Ceramic capacitors of 0.1 μF to 1 μF or larger are common choices, as are dielectrics, such as X5R and X7R with good temperature characteristics and high pulse current capability.

If circuit noise affects normal operation, the value of C_{BYP} may be increased to 50-100 times the C_{EQV} , or C_{BYP} may be split into two capacitors. One should be a larger value, based on equivalent load capacitance, and the other a smaller value, such as 1-10 nF mounted closest to the VDD and GND pins to carry the higher frequency components of the current pulses. The bypass capacitor must provide the pulsed current from both of the driver channels and, if the drivers are switching simultaneously, the combined peak current sourced from the C_{BYP} would be twice as large as when a single channel is switching.

Layout and Connection Guidelines

The FA N3223-25 family of gate drivers incorporates fast-reacting input circuits, short propagation delays, and powerful output stages capable of delivering current peaks over 4 A to facilitate voltage transition times from under 10 ns to over 150 ns. The following layout and connection guidelines are strongly recommended:

- Keep high-current output and power ground paths separate logic and enable input signals and signal ground paths. This is especially critical when dealing with TTL-level logic thresholds at driver inputs and enable pins.
- Keep the driver as close to the load as possible to minimize the length of high-current traces. This reduces the series inductance to improve highspeed switching, while reducing the loop area that can radiate EMI to the driver inputs and surrounding circuitry.
- If the inputs to a channel are not externally connected, the internal 100 kΩ resistors indicated on block diagrams command a low output. In noisy environments, it may be necessary to tie inputs of an unused channel to VDD or GND using short traces to prevent noise from causing spurious output switching.
- Many high-speed power circuits can be susceptible to noise injected from their own output or other external sources, possibly causing output retriggering. These effects can be obvious if the circuit is tested in breadboard or non-optimal circuit layouts with long input, enable, or output leads.

- For best results, make connections to all pins as short and direct as possible.
- The FAN322x is compatible with many other industry-standard drivers. In single input parts with enable pins, there is an internal 100 kΩ resistor tied to VDD to enable the driver by default; this should be considered in the PCB layout.
- The turn-on and turn-off current paths should be minimized, as discussed in the following section.

Figure 49 shows the pulsed gate drive current path when the gate driver is supplying gate charge to turn the MOSFET ON. The current is supplied from the local bypass capacitor, C_{BYP} , and flows through the driver to the MOSFET gate and to ground. To reach the high peak currents possible, the resistance and inductance in the path should be minimized. The localized C_{BYP} acts to contain the high peak current pulses within this driver-MOSFET circuit, preventing them from disturbing the sensitive analog circuitry in the PWM controller.




Figure 49. Current Path for MOSFET Turn-On

Figure 50 shows the current path when the gate driver turns the MOSFET OFF. Ideally, the driver shunts the current directly to the source of the MOSFET in a small circuit loop. For fast turn-off times, the resistance and inductance in this path should be minimized.




Figure 50. Current Path for MOSFET Turn-Off

Truth Table of Logic Operation

The FAN3225 truth table indicates the operational states using the dual-input configuration. In a non-inverting driver configuration, the IN- pin should be a logic LOW signal. If the IN- pin is connected to logic HIGH, a disable function is realized, and the driver output remains LOW regardless of the state of the IN+ pin.

IN+	IN-	OUT
0	0	0
0	1	0
1	0	1
1	1	0

In the non-inverting driver configuration in Figure 51, the IN- pin is tied to ground and the input signal (PWM) is applied to IN+ pin. The IN- pin can be connected to logic HIGH to disable the driver and the output remains LOW, regardless of the state of the IN+ pin.




Figure 51. Dual-Input Driver Enabled, Non-Inverting Configuration

In the inverting driver application in Figure 52, the IN+pin is tied HIGH. Pulling the IN+pin to GND forces the output LOW, regardless of the state of the IN-pin.




Figure 52. Dual-Input Driver Enabled, Inverting Configuration

Operational Waveforms

At pow er-up, the driver output remains LOW until the V_{DD} voltage reaches the turn-on threshold. The magnitude of the OUT pulses rises with V_{DD} until steady-state V_{DD} is reached. The non-inverting operation illustrated in Figure 53 shows that the output remains LOW until the UVLO threshold is reached, then the output is in-phase with the input.




Figure 53. Non-Inverting Startup Waveforms

For the inverting configuration of Figure 52, startup waveforms are shown in Figure 54. With IN+ tied to VDD and the input signal applied to IN-, the OUT pulses are inverted with respect to the input. At power-up, the inverted output remains LOW until the V_{DD} voltage reaches the turn-on threshold, then it follows the input with inverted phase.




Figure 54. Inverting Startup Waveforms

Thermal Guidelines

Gate drivers used to switch MOSFETs and IGBTs at high frequencies can dissipate significant amounts of power. It is important to determine the driver power dissipation and the resulting junction temperature in the application to ensure that the part is operating within acceptable temperature limits.

The total power dissipation in a gate driver is the sum of two components, PGATE and PDYNAMIC:

$$P_{TOTAL} = P_{GATE} + P_{DYNAMIC}$$
 (1)

PGATE (Gate Driving Loss): The most significant power loss results from supplying gate current (charge per unit time) to switch the load MOSFET on and off at the switching frequency. The power dissipation that results from driving a MOSFET at a specified gate-source voltage, V_{GS} , with gate charge, Q_{G} , at switching frequency, f_{SW} , is determined by:

$$P_{GATE} = Q_G \cdot V_{GS} \cdot f_{SW} \cdot n \tag{2}$$

where n is the number of driver channels in use (1 or 2).

 P_{DYNAMIC} (Dynamic Pre-Drive / Shoot-through Current): A power loss resulting from internal current consumption under dynamic operating conditions, including pin pull-up / pull-down resistors. The internal current consumption (l_{DYNAMIC}) can be estimated using the graphs in Figure 15 and Figure 16 of the Typical Performance Characteristics to determine the current l_{DYNAMIC} drawn from V_{DD} under actual operating conditions:

$$P_{DYNAMIC} = I_{DYNAMIC} \cdot V_{DD} \cdot n \tag{3}$$

where n is the number of driver ICs in use. Note that n is usually be one IC even if the IC has two channels, unless two or more.driver ICs are in parallel to drive a large load.

Once the power dissipated in the driver is determined, the driver junction rise with respect to circuit board can be evaluated using the following thermal equation, assuming ψ_{JB} was determined for a similar thermal design (heat sinking and air flow):

$$T_{.I} = P_{TOTAI} \cdot \Psi_{.IB} + T_{B} \tag{4}$$

w here:

T_J = driver junction temperature;

Ψ_{JB} = (psi) thermal characterization parameter relating temperature rise to total pow er dissipation; and

T_B = board temperature in location as defined in the Thermal Characteristics table.

To give a numerical example, assume for a 12 V V_{DD} (V_{BIAS}) system, the synchronous rectifier switches of Figure 55 have a total gate charge of 60 nC at V_{GS} = 7 V. Therefore, two devices in parallel would have 120 nC gate charge. At a switching frequency of 300 kHz, the total power dissipation is:

$$P_{GATE} = 120 \text{ nC} \cdot 7 \text{ V} \cdot 300 \text{ kHz} \cdot 2 = 0.504 \text{ W}$$
 (5)

$$P_{DYNAMIC} = 3.0 \text{ mA} \cdot 12 \text{ V} \cdot 1 = 0.036 \text{ W}$$
 (6)

$$P_{TOTAL} = 0.540 \text{ W} \tag{7}$$

The SOIC-8 has a junction-to-board thermal characterization parameter of $\psi_{JB}=42^{\circ}\text{C/W}.$ In a system application, the localized temperature around the device is a function of the layout and construction of the PCB along with airflow across the surfaces. To ensure reliable operation, the maximum junction temperature of the device must be prevented from exceeding the maximum rating of 150 °C; with 80% derating, T_J would be limited to 120°C. Rearranging Equation 4 determines the board temperature required to maintain the junction temperature below 120°C:

$$T_{B,MAX} = T_J - P_{TOTAL} \cdot \psi_{JB}$$
 (8)

$$T_{B,MAX} = 120^{\circ}C - 0.54 \text{ W} \cdot 42^{\circ}C/W = 97^{\circ}C$$
 (9)

Typical Application Diagrams




Figure 55. High Current Forward Converter with Synchronous Rectification




Figure 56. Center-Tapped Bridge Output with Synchronous Rectifiers





Figure 57. Secondary Controlled Full Bridge with Current Doubler Output, Synchronous Rectifiers (Simplified)


Table 1. **Related Products**


Туре	Part Number	Gate Drive ⁽¹⁸⁾ (Sink/Src)	Input Threshold	Logic	Package
Single 1 A	FAN3111C	+1.1 A / -0.9 A	CMOS	Single Channel of Dual-Input/Single-Output	SOT23-5, MLP6
Single 1 A	FAN3111E	+1.1 A / -0.9 A	External ⁽¹⁹⁾	Single Non-Inverting Channel with External Reference	SOT23-5, MLP6
Single 2 A	FAN3100C	+2.5 A / -1.8 A	CMOS	Single Channel of Two-Input/One-Output	SOT23-5, MLP6
Single 2 A	FAN3100T	+2.5 A / -1.8 A	TTL	Single Channel of Two-Input/One-Output	SOT23-5, MLP6
Single 2 A	FAN3180	+2.4 A / -1.6 A	TTL	Single Non-Inverting Channel + 3.3-V LDO	SOT23-5
Dual 2 A	FAN3216T	+2.4 A / -1.6 A	TTL	Dual Inverting Channels	SOIC8
Dual 2 A	FAN3217T	+2.4 A / -1.6 A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 2 A	FAN3226C	+2.4 A / -1.6 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2 A	FAN3226T	+2.4 A / -1.6 A	TTL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2 A	FAN3227C	+2.4 A / -1.6 A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2 A	FAN3227T	+2.4 A / -1.6 A	TTL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 2 A	FAN3228C	+2.4 A / -1.6 A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.1	SOIC8, MLP8
Dual 2 A	FAN3228T	+2.4 A / -1.6 A	TTL	Dual Channelsof Two-Input/One-Output, Pin Config.1	SOIC8, MLP8
Dual 2 A	FAN3229C	+2.4 A / -1.6 A	CMOS	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8
Dual 2 A	FAN3229T	+2.4 A / -1.6 A	TTL	Dual Channels of Two-Input/One-Output, Pin Config.2	SOIC8, MLP8
Dual 2 A	FAN3268T	+2.4 A / -1.6 A	TTL	20 V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 2 A	FAN3278T	+2.4 A / -1.6 A	TTL	30 V Non-Inverting Channel (NMOS) and Inverting Channel (PMOS) + Dual Enables	SOIC8
Dual 4 A	FAN3213T	+4.3 A / -2.8 A	TTL	Dual Inverting Channels	SOIC8
Dual 4 A	FAN3214T	+4.3 A / -2.8 A	TTL	Dual Non-Inverting Channels	SOIC8
Dual 4 A	FAN3223C	+4.3 A / -2.8 A	CMOS	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4 A	FAN3223T	+4.3 A / -2.8 A	ΠL	Dual Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4 A	FAN3224C	+4.3 A / -2.8 A	CMOS	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4 A	FAN3224T	+4.3 A / -2.8 A	πL	Dual Non-Inverting Channels + Dual Enable	SOIC8, MLP8
Dual 4 A	FAN3225C	+4.3 A / -2.8 A	CMOS	Dual Channels of Two-Input/One-Output	SOIC8, MLP8
Dual 4 A	FAN3225T	+4.3 A / -2.8 A	πL	Dual Channels of Two-Input/One-Output	SOIC8, MLP8
Single 9 A	FAN3121C	+9.7 A / -7.1 A	CMOS	Single Inverting Channel + Enable	SOIC8, MLP8
Single 9 A	FAN3121T	+9.7 A / -7.1 A	TTL	Single Inverting Channel + Enable	SOIC8, MLP8
Single 9 A	FAN3122T	+9.7 A / -7.1 A	CMOS	Single Non-Inverting Channel + Enable	SOIC8, MLP8
Single 9 A	FAN3122C	+9.7 A / -7.1 A	TTL	Single Non-Inverting Channel + Enable	SOIC8, MLP8
Dual 12 A	FAN3240	+12.0 A	TTL	Dual-Coil Relay Driver, Timing Config. 0	SOIC8
Dual 12 A	FAN3241	+12.0 A	TTL	Dual-Coil Relay Driver, Timing Config. 1	SOIC8


- 18. Typical currents with OUTx at 6 V and V_{DD}=12 V.
 19. Thresholds proportional to an externally supplied reference voltage.

Physical Dimensions









NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VEEC, DATED 11/2001.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP08Drev3

Figure 58. 3x3 mm, 8-Lead Molded Leadless Package (MLP)

Physical Dimensions (Continued) 4.90±0.10 → A 0.65 (0.635)В 1.75 6.00±0.20 5.60 3.90±0.10 4 PIN ONE **INDICATOR** 1.27 1.27 LAND PATTERN RECOMMENDATION 0.25 (M) C B A SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 **OPTION A - BEVEL EDGE** (0.86) x 45° R0.10 **GAGE PLANE** OPTION B - NO BEVEL EDGE R0.10 0.36 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. **SEATING PLANE** B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.65±0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. -(1.04)D) LANDPATTERN STANDARD: SOIC127P600X175-8M **DETAIL A** E) DRAWING FILENAME: M08Arev16 SCALE: 2:1

Figure 59. 8-Lead Small Outline Integrated Circuit (SOIC)

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disctaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

PUBLICATION ORDERING INFORMATION

LITERATURE FULL MENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

 $\hbox{Europe, Middle East and Africa Technical Support:} \\$

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semic on ductor Website: www.onsemi.com

Or der Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative