


Typical Applications

The HMC659 is ideal for:

- Telecom Infrastructure
- Microwave Radio & VSAT
- Military & Space
- Test Instrumentation
- Fiber Optics

Functional Diagram



Features

P1dB Output Power: +26.5 dBm

Gain: 19 dB

Output IP3: +35 dBm

Supply Voltage: +8V @ 300mA 50 Ohm Matched Input/Output Die Size: 3.115 x 1.630 x 0.1 mm

General Description

The HMC659 is a GaAs MMIC PHEMT Distributed Power Amplifier die which operates between DC and 15 GHz. The amplifier provides 19 dB of gain, +35 dBm output IP3 and +26.5 dBm of output power at 1 dB gain compression while requiring 300mA from a +8V supply. Gain flatness is excellent at ±0.5 dB from DC to 10 GHz making the HMC659 ideal for EW, ECM, Radar and test equipment applications. The HMC659 amplifier I/Os are internally matched to 50 Ohms facilitating integration into Mutli-Chip-Modules (MCMs). All data is taken with the chip connected via two 0.025mm (1 mil) wire bonds of minimal length 0.31 mm (12 mils).


Electrical Specifications, $T_A = +25^{\circ}$ C, Vdd = +8V, Vgg2 = +3V, $Idd = 300mA^*$

Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Frequency Range		DC - 6			6 - 11			11 - 15		GHz
Gain	16.1	19.1		15.5	18.5		14.8	17.8		dB
Gain Flatness		±0.5			±0.15			±0.6		dB
Gain Variation Over Temperature		0.013			0.018			0.025		dB/ °C
Input Return Loss		19			17			15		dB
Output Return Loss		18			17			15		dB
Output Power for 1 dB Compression (P1dB)	23	25.5		24	26.5		22.5	25		dBm
Saturated Output Power (Psat)		26			27			27		dBm
Output Third Order Intercept (IP3)		35			32			29		dBm
Noise Figure		2.5			2			3		dBc
Supply Current (Idd) (Vdd= 8V, Vgg1= -0.8V Typ.)		300			300			300		mA


^{*} Adjust Vgg1 between -2 to 0V to achieve Idd= 300mA typical.




Gain & Return Loss




Gain vs. Temperature




Input Return Loss vs. Temperature




Output Return Loss vs. Temperature



Reverse Isolation vs. Temperature




Noise Figure vs. Temperature







P1dB vs. Frequency




Psat vs. Temperature




Output IP3 vs. Temperature



Output IP3 vs. Output Power @ 7GHz




Gain, Power & Output IP3 vs. Supply Voltage @ 10 GHz, Fixed Vgg







Power Compression @ 2 GHz




Power Compression @ 7 GHz



Power Compression @ 15 GHz



Power Dissipation



Absolute Maximum Ratings

Drain Bias Voltage (Vdd)	+9 Vdc
Gate Bias Voltage (Vgg1)	0 to -2 Vdc
Gate Bias Voltage (Vgg2)	+2V to +4V
RF Input Power (RFIN)(Vdd = +12V)	+20 dBm
Channel Temperature	175 °C
Continuous Pdiss (T= 85 °C) (derate 41 mW/°C above 85 °C)	3.69 W
Thermal Resistance (channel to die bottom)	24.4 °C/W
Storage Temperature	-65 to 150°C
Operating Temperature	-55 to 85 °C
ESD Sensitivity (HBM)	Class1A, Passed 250V

Typical Supply Current vs. Vdd


Vdd (V)	Idd (mA)
+7.5	299
+8.0	300
+8.5	301



ELECTROSTATIC SENSITIVE DEVICE OBSERVE HANDLING PRECAUTIONS



Outline Drawing



Die Packaging Information [1]

Standard	Alternate
GP-1 (Gel Pack)	[2]

- [1] Refer to the "Packaging Information" section for die packaging dimensions.
- [2] For alternate packaging information contact Hittite Microwave Corporation.

NOTES:

- 1. ALL DIMENSIONS IN INCHES [MILLIMETERS]
- 2. DIE THICKNESS IS 0.004 (0.100)
- 3. TYPICAL BOND PAD IS 0.004 (0.100) SQUARE
- 4. BOND PAD METALIZATION: GOLD
- 5. BACKSIDE METALLIZATION: GOLD
- 6. BACKSIDE METAL IS GROUND
- 7. NO CONNECTION REQUIRED FOR UNLABELED BOND PADS
- 8. OVERALL DIE SIZE IS ±.002



02.0217


GaAs PHEMT MMIC POWER AMPLIFIER, DC - 15 GHz

Pad Descriptions


Pad Number	Function	Description	Interface Schematic
1	IN	This pad is DC coupled and matched to 50 Ohms. Blocking capacitor is required.	N O I
2	Vgg2	Gate control 2 for amplifier. Attach bypass capacitor per application circuit herein. For nominal operation +3V should be applied to Vgg2.	Vgg20
3	ACG1	Low frequency termination. Attach bypass capacitor per application circuit herein.	IN O ACG1
4	ACG2	Low frequency termination. Attach bypass capacitor per application circuit herein.	ACG2 O-VV-
5	OUT & Vdd	RF output for amplifier. Connect DC bias (Vdd) network to provide drain current (ldd). See application circuit herein.	
7	ACG3	Low frequency termination. Attach bypass capacitor per application circuit herein.	
6	Vgg1	Gate control 1 for amplifier. Attach bypass capacitor per application circuit herein. Please follow "MMIC Amplifier Biasing Procedure" application note.	Vgg10———————————————————————————————————
Die Bottom	GND	Die bottom must be connected to RF/DC ground.	



Assembly Diagram



Application Circuit



NOTE 1: Drain Bias (Vdd) must be applied through a broadband bias tee with low series resistance and capable of providing 500mA



Mounting & Bonding Techniques for Millimeterwave GaAs MMICs

The die should be attached directly to the ground plane eutectically or with conductive epoxy (see HMC general Handling, Mounting, Bonding Note).

50 Ohm Microstrip transmission lines on 0.127mm (5 mil) thick alumina thin film substrates are recommended for bringing RF to and from the chip (Figure 1). If 0.254mm (10 mil) thick alumina thin film substrates must be used, the die should be raised 0.150mm (6 mils) so that the surface of the die is coplanar with the surface of the substrate. One way to accomplish this is to attach the 0.102mm (4 mil) thick die to a 0.150mm (6 mil) thick molybdenum heat spreader (moly-tab) which is then attached to the ground plane (Figure 2).

Microstrip substrates should be placed as close to the die as possible in order to minimize bond wire length. Typical die-to-substrate spacing is 0.076mm to 0.152 mm (3 to 6 mils).

Handling Precautions

Follow these precautions to avoid permanent damage.

Storage: All bare die are placed in either Waffle or Gel based ESD protective containers, and then sealed in an ESD protective bag for shipment. Once the sealed ESD protective bag has been opened, all die should be stored in a dry nitrogen environment.

Cleanliness: Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

Static Sensitivity: Follow ESD precautions to protect against ESD strikes.

Transients: Suppress instrument and bias supply transients while bias is applied. Use shielded signal and bias cables to minimize inductive pickup.

General Handling: Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip may have fragile air bridges and should not be touched with vacuum collet, tweezers, or fingers.

Mounting

The chip is back-metallized and can be die mounted with AuSn eutectic preforms or with electrically conductive epoxy. The mounting surface should be clean and flat.

Eutectic Die Attach: A 80/20 gold tin preform is recommended with a work surface temperature of 255 °C and a tool temperature of 265 °C. When hot 90/10 nitrogen/hydrogen gas is applied, tool tip temperature should be 290 °C. DO NOT expose the chip to a temperature greater than 320 °C for more than 20 seconds. No more than 3 seconds of scrubbing should be required for attachment.

Epoxy Die Attach: Apply a minimum amount of epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip once it is placed into position. Cure epoxy per the manufacturer's schedule.

Wire Bonding

RF bonds made with two 1 mil wires are recommended. These bonds should be thermosonically bonded with a force of 40-60 grams. DC bonds of 0.001" (0.025 mm) diameter, thermosonically bonded, are recommended. Ball bonds should be made with a force of 40-50 grams and wedge bonds at 18-22 grams. All bonds should be made with a nominal stage temperature of 150 °C. A minimum amount of ultrasonic energy should be applied to achieve reliable bonds. All bonds should be as short as possible, less than 12 mils (0.31 mm).

