

FEATURES:

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 500ps (max.)
- Very low duty cycle distortion < 600ps (max.)
- Low CMOS power levels
- TTL compatible inputs and outputs
- TTL level output voltage swings
- High drive: -32mA I_{OH} , +48mA I_{OL}
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- Available in the following packages:
 - Commercial: QSOP, SOIC, SSOP
 - Military: CERDIP, LCC


DESCRIPTION:

This buffer/clock driver is built using advanced dual metal CMOS technology. The FCT805T is a non-inverting clock driver consisting of two banks of drivers. Each bank drives five output buffers from a standard TTL compatible input. This part has extremely low output skew, pulse skew, and package skew. The device has a "heart-beat" monitor for diagnostics and PLL driving. The monitor output is identical to all other outputs and complies with the output specifications in this document.

The FCT805T is designed for fast, clean edge rates to provide accurate clock distribution in high speed systems.

**NOTE: EOL for non-green parts to occur on 5/13/10 per
PDNU-09-01**

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPT. 2009

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, Military: $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|-----------|--|---|---|------|---------------------|---------|---------------|
| V_{IH} | Input HIGH Level | Guaranteed Logic HIGH Level | | 2 | — | — | V |
| V_{IL} | Input LOW Level | Guaranteed Logic LOW Level | | — | — | 0.8 | V |
| I_{IH} | Input HIGH Current ⁽⁵⁾ | $V_{CC} = \text{Max.}$ | $V_I = 2.7V$ | — | — | ± 1 | μA |
| I_{IL} | Input LOW Current ⁽⁵⁾ | $V_{CC} = \text{Max.}$ | $V_I = 0.5V$ | — | — | ± 1 | μA |
| I_{OZH} | High Impedance Output Current (3-State Output Pins) | $V_{CC} = \text{Max.}$ | $V_O = 2.7V$ | — | — | ± 1 | μA |
| I_{OZL} | | | $V_O = 0.5V$ | — | — | ± 1 | |
| I_I | Input HIGH Current | $V_{CC} = \text{Max.}, V_I = V_{CC} (\text{Max.})$ | | — | — | ± 1 | μA |
| V_{IK} | Clamp Diode Voltage | $V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$ | | — | -0.7 | -1.2 | V |
| I_{OS} | Short Circuit Current | $V_{CC} = \text{Max.}, V_O = \text{GND}$ ⁽³⁾ | | -60 | -120 | -255 | mA |
| V_{OH} | Output HIGH Voltage | $V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL} | $I_{OH} = -12\text{mA MIL}$ $I_{OH} = -15\text{mA COM'L}$ | 2.4 | 3.3 | — | V |
| | | | $I_{OH} = -24\text{mA MIL}$ $I_{OH} = -32\text{mA COM'L}$ ⁽⁴⁾ | 2 | 3 | — | V |
| V_{OL} | Output LOW Voltage | $V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL} | $I_{OL} = 32\text{mA MIL}$ $I_{OL} = 48\text{mA COM'L}$ | — | 0.3 | 0.55 | V |
| I_{OFF} | Input/Output Power Off Leakage ⁽⁵⁾ | $V_{CC} = 0V, V_{IN}$ or $V_O \leq 4.5V$ | | — | — | ± 1 | μA |
| V_H | Input Hysteresis for all inputs | — | | — | 150 | — | mV |
| I_{CCL} | Quiescent Power Supply Current | $V_{CC} = \text{Max.}, V_{IN} = \text{GND}$ or V_{CC} | | — | 5 | 500 | μA |
| I_{CCH} | | | | — | | | |
| I_{CCZ} | | | | — | | | |

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5V$, $+25^\circ\text{C}$ ambient.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- Duration of the condition should not exceed one second.
- The test limit for this parameter is $\pm 5\mu\text{A}$ at $T_A = -55^\circ\text{C}$.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|-----------------|---|--|-------------------------------------|------|---------------------|------|-------------------|
| ΔI_{cc} | Quiescent Power Supply Current TTL Inputs HIGH | $V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$ | | — | 1 | 2 | mA |
| I_{CD} | Dynamic Power Supply Current ⁽⁴⁾ | $V_{CC} = \text{Max.}$ Outputs Open $OEA = OEB = GND$ 50% Duty Cycle | $V_{IN} = V_{CC}$ $V_{IN} = GND$ | — | 60 | 100 | $\mu\text{A/MHz}$ |
| I_c | Total Power Supply Current ⁽⁶⁾ | $V_{CC} = \text{Max.}$ Outputs Open $f_o = 25\text{MHz}$ 50% Duty Cycle $OEA = OEB = V_{CC}$ Mon. Output Toggling | $V_{IN} = V_{CC}$ $V_{IN} = GND$ | — | 1.5 | 3 | mA |
| | | $V_{IN} = 3.4V$ $V_{IN} = GND$ | — | 1.8 | 4 | | |
| | | $V_{CC} = \text{Max.}$ Outputs Open $f_o = 50\text{MHz}$ 50% Duty Cycle $OEA = OEB = GND$ Eleven Outputs Toggling | $V_{IN} = V_{CC}$ $V_{IN} = GND$ | 33 | $55.5^{(5)}$ | | |
| | | $V_{IN} = 3.4V$ $V_{IN} = GND$ | — | 33.5 | $57.5^{(5)}$ | | |

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_c formula. These limits are guaranteed but not tested.

6. $I_c = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_c = I_{cc} + \Delta I_{cc} D_{HNT} + I_{CD}$ ($f_o N_T$)

I_{cc} = Quiescent Current (I_{cCL} , I_{cCH} and I_{cCZ})

ΔI_{cc} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H


I_{CD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_o = Output Frequency




N_o = Number of Outputs at f_o

All currents are in millamps and all frequencies are in megahertz.

TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$


SWITCH POSITION

| Test | Switch |
|-----------------------------|--------|
| Disable LOW Enable LOW | Closed |
| Disable HIGH Enable HIGH | GND |


DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{out} of the Pulse Generator.



Output Skew



Part-to-Part Skew - $t_{SK(PP)}$

NOTE:

1. Package 1 and Package 2 are same device type and speed grade.

ORDERING INFORMATION

| IDT49FCT | XXXX | XX | X | | |
|-------------|------|---------|---------|--|--|
| Device Type | | Package | Process | | |
| | | | Blank | Commercial (0°C to +70°C) | |
| | | | B | MIL-STD-883, Class B (-55°C to +125°C) | |
| | | SO | | <u>Commercial Options</u> | |
| | | SOG | | Small Outline IC | |
| | | Q | | SOIC - Green | |
| | | QG | | Quarter-size Small Outline Package | |
| | | PY | | QSOP - Green | |
| | | PYG | | Shrink Small Outline Package | |
| | | D | | SSOP - Green | |
| | | L | | <u>Military Options</u> | |
| | | C | | CERDIP | |
| | | L | | Leadless Chip Carrier | |
| | | | 805BT | Fast CMOS Buffer/Clock Driver | |
| | | | 805CT | | |

NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
clockhelp@idt.com