

# **LM8207 TFT 18 Gamma Buffer + V<sub>COM</sub> Driver + Voltage Reference**

**Check for Samples: [LM8207](http://www.ti.com/product/lm8207#samples)**

- 
- 
- 
- 
- 

### **<sup>1</sup>FEATURES DESCRIPTION**

**Gamma Buffers 1-2 Swing to V<sub>DD</sub> The LM8207 is a combination of 18-channel gamma<br>
Gamma Buffers 17-18 Swing to V<sub>SS</sub> buffers, a V<sub>COM</sub> driver and a temperature<br>
Large Output Current V<sub>COM</sub> Driver entity designed for buff** designed for buffering voltage levels and driving high **(ISC = 300 mA)** capacitive loads in large TFT panels. The gamma **Stable (1%) Internal 1.295V Reference, to**<br> **•** buffers are individually optimized to the input/output<br> **•** requirements of their respective gamma position to Improve Picture Quality and Reduce Variations<br>
cover the whole voltage range from rail to rail. Any<br>
desired gamma correction curve can be obtained by • 48-pin TSSOP Package **desired gamma correction curve can be obtained by** combining the gamma buffers with external resistors. **APPLICATIONS**<br> **APPLICATIONS**<br> **EXECUTE CAPPLICATIONS**<br> **ARPENICATIONS**<br> **ARPENICATIONS**<br> **ARPENICATIONS**<br>
And is stable with large capacitive loads, typical for **TFT Gamma Curve Connection and V<sub>COM</sub>** and Is stable with large capacitive loads, typical for<br>Voltage Buffering variations at the output. The same of time for large voltage variations at the output. The internal band gap reference can be used to form a highly stable voltage to generate the gamma correction voltages. In combination with the internal amplifier, the reference voltage can be programmed to voltages up to the positive rail. The LM8207 is offered in a 48-pin TSSOP package.



**TFT Panel Block Diagram**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Æ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

**RUMENTS** 



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### <span id="page-1-0"></span>**Absolute Maximum Ratings(1)(2)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

(2) When the output of the V<sub>COM</sub> buffer exceeds the supply rails, while sinking or sourcing 100 mA, the V<sub>COM</sub> output is susceptible to latch.<br>(3) Human body model, 1.5 kQ in series with 100 pF, Machine model, 0Q in seri

(3) Human body model, 1.5 kΩ in series with 100 pF. Machine model, 0Ω in series with 200 pF

(4) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

## <span id="page-1-1"></span>**Operating Ratings(1)**



(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

(2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> – T<sub>A</sub>)/θ<sub>JA</sub>. All numbers apply for packages soldered directly onto a PC board.



## <span id="page-2-0"></span>**16V Electrical Characteristics(1)**

Unless otherwise specified, all limits ensured for  $T_J = 25^{\circ}C$ ,  $V_{DD} = 16V$ ,  $V_{SS} = 0V$ , &  $C_{LOAD} = 100$  pF (Gamma &  $V_{COM}$  Buffers). **Boldface** limits apply at the temperature extremes.



(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing condition result in very limited self-heating of the device such that T $_{\rm J}$  = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical table under

conditions of internal self-heating where  $T_J > T_A$ .<br>(2) All limits are specified by design or statistical analysis.

- (3) Typical values represent the parametric norm at the time of characterization.<br>
(4) Slew Rate is measured for  $V_{\text{IN}} = 4$  V<sub>PP</sub>. 10% -90% values are used. Slew rate
- 

(4) Slew Rate is measured for V<sub>IN</sub> = 4 V<sub>PP</sub>. 10% -90% values are used. Slew rate is the average of the rising and falling slew rates (5) 4 V<sub>PP</sub> pulse (50 ns rise time) applied to one side of 100 pF series output capaci 4 V<sub>PP</sub> pulse (50 ns rise time) applied to one side of 100 pF series output capacitance, other side connected to output of buffer. Output to within 0.1% of input voltage.

Copyright © 2005–2013, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOSAL5A&partnum=LM8207) 3



# **16V Electrical Characteristics[\(1\)](#page-3-0) (continued)**

Unless otherwise specified, all limits ensured for  $T_J = 25^{\circ}C$ ,  $V_{DD} = 16V$ ,  $V_{SS} = 0V$ , &  $C_{LOAD} = 100$  pF (Gamma &  $V_{COM}$  Buffers). **Boldface** limits apply at the temperature extremes.



<span id="page-3-0"></span>(6) Linear output current measured at  $|V_{\text{OUT}} - V_{\text{IN}}| = 0.1V$ .<br>(7) This is a momentary test. Continuous large output curr

This is a momentary test. Continuous large output currents may result in exceeding the maximum power dissipation and damage the device.

(8) Short circuit current measured at  $|V_{\text{OUT}} - V_{\text{IN}}| = 1V$ .



**[www.ti.com](http://www.ti.com)** SNOSAL5A –SEPTEMBER 2005–REVISED MARCH 2013

#### **Connection Diagram**



**Figure 1. 48-Pin TSSOP Top View**

#### **PIN DESCRIPTIONS**



Copyright © 2005–2013, Texas Instruments Incorporated 5 and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOSAL5A&partnum=LM8207) 5





# **Block Diagram**





#### **[www.ti.com](http://www.ti.com)** SNOSAL5A –SEPTEMBER 2005–REVISED MARCH 2013



At  $T_J = 25^{\circ}C$ ,  $V_{DD} = 16V$ ,  $V_{SS} = 0V$ . Unless otherwise specified.









**Voltage Drop vs. Output Current (Gamma Buffer) Voltage Drop vs. Output Current (Gamma Buffer)**









Texas **STRUMENTS** 

















Recovery Time (V<sub>COM</sub> Buffer) Positive Slope<br>(C<sub>L</sub> = 100 pF)



Large Signal Transient Response (V<sub>COM</sub> Buffer)<br>Positive Slope (C<sub>L</sub> = 100 pF)





 $C_1 = 100$  pF

 $C_L = 68$  pF  $\mathrm{C_L}$  = 15 pl

 $11111$ 



Recovery Time (Gamma Buffer 3-16) Negative Slope<br>(C<sub>L</sub> = 100 pF)







**FXAS NSTRUMENTS** 

















**Frequency Response for Various Load Frequency Response for Various Temperature (Gamma Buffer) (Gamma Buffer)**









## **Typical Performance Characteristics (continued)**















## **APPLICATION SECTION**

### **INTRODUCTION**

The performance capabilities of TFT-LCD's increase rapidly, with constant improvements such as larger sizes, higher resolution, and greater brightness. Today's LCD's have screen resolutions of over 1 Mega pixel and higher. The LM8207 can be used to improve the performance of an LCD. It is designed for buffering 18 gamma voltage levels and driving the  $V_{COM}$  level. These voltage levels can be derived from a highly stable Voltage Reference, which is included in the LM8207. The LM8207 meets the design requirements that combine technical improvement with the demand for cost effective solutions.

The following sections discuss the principle operation of a TFT-LCD and the principle operation of the LM8207 which includes sections on each of the following: the Voltage Reference, the Gamma Buffers, and the  $V_{COM}$ Buffer. After this, the next sections present a typical LM8207 configuration and consider the maximum power dissipation. The end of this application section introduces the evaluation board and presents layout recommendations.

### **PRINCIPLE OPERATION OF A TFT-LCD**

This section offers a brief overview of the principle operating of TFT-LCD's. There is a detailed description of how information is presented on the display. An explanation of how data is written to the screen pixels and how the pixels are selected is also included.



**Figure 30. Individual LCD Pixel**

<span id="page-11-0"></span>[Figure 30](#page-11-0) shows a simplified illustration of an individual LCD pixel. The top and bottom plates of a pixel consist of Indium-Tin Oxide (ITO), which is a transparent, electrically conductive material. ITO lies on the inner surfaces of two glass substrates that are the front and back glass panels of a TFT display. Sandwiched between two ITO plates is an insulating material (liquid crystal). This alters the polarization of light, depending on how much voltage ( $V_{PIXF1}$ ) is applied across the two plates. Polarizer's are placed on the outer surfaces of the two glass substrates. In combination with the liquid crystal, the polarizer's create a variable light filter that modulates light transmitted from the back to the front of a display. A pixel's bottom plate lies on the backside of a display where a light source is applied, and the top plate lies on the front, facing the viewer. For most TFT displays, a pixel transmits the greatest amount of light when  $V_{PIXEL} \le \pm 0.5$  V, and it becomes less transparent as the voltage increases with either a positive or negative polarity.

For color displays, each pixel is built with three individual sub pixels. Each sub pixel represents a primary color. These colors are Red, Green and Blue (RGB). Combining these three primary colors every user-defined color can be created.

[Figure 31](#page-12-0) shows a simplified diagram of a TFT display, showing how individual pixels are connected to the row, column and  $V_{COM}$  driver. Each pixel is represented by a capacitor with a NMOS transistor connected to its top plate. Pixels in a TFT panel are arranged in rows and columns. Row lines are connected to the NMOS gates, and column lines to the NMOS sources. The back plate of every pixel is connected to a common voltage called  $V_{COM}$ . The voltage applied to the top plates (also called gamma voltage) controls the pixel brightness. The



**[www.ti.com](http://www.ti.com)** SNOSAL5A –SEPTEMBER 2005–REVISED MARCH 2013

column drivers supply this gamma voltage via the column lines, and 'write' this voltage to the pixels one row at a time. This is accomplished by having the row drivers selecting an individual row of pixels when the column driver writes the gamma voltage levels. The row drivers sequentially apply a large positive pulse (typically 25V to 35V) to each row line. This turns on the NMOS transistors connected to an individual row, allowing voltage from the column lines to be written to the pixels.



**Figure 31. TFT Display**

<span id="page-12-0"></span>The V<sub>COM</sub> driver (buffer) supplies a common voltage (V<sub>COM</sub>) to all the pixels in a TFT panel. V<sub>COM</sub> is a constant DC voltage that is in the middle of the gamma voltage range. As a result, when a column driver writes to a row of pixels, the applied voltages are either positive or negative with respect to  $V_{COM}$ . In fact, the polarity of a pixel is reversed each time a row is selected, preventing a pattern from being 'burned' into the LCD.



**Figure 32. Block Diagram of a Typical TFT-LCD**

<span id="page-12-1"></span>[Figure 32](#page-12-1) shows how the display information is refreshed. Using the row and column drivers, one pixel is addressed at the display. The column driver receives the digital color data from the timing controller. The corresponding gamma voltage will be determined, using the gamma correction curve. In fact, the gamma correction curve is just a voltage reference with 18 output tabs, which presets the color intensity settings. This gamma voltage is written to the pixel. The column driver selects one column at the time; the changing in the load may affect the 'tabs' of the gamma correction curve. This problem can be solved using 'gamma buffers' to isolate the gamma correction curve from the column driver.

Copyright © 2005–2013, Texas Instruments Incorporated [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNOSAL5A&partnum=LM8207) 13

#### **PRINCIPLE OPERATION of the LM8207**

The LM8207 combines three basic functions used in TFT displays:

#### • **Voltage Reference**

- To improve picture quality and to reduce brightness variations, a highly stable reference voltage is available. It has a low drift over the operation temperature range. This output voltage (OUT\_V<sub>REF</sub>) is used as the reference voltage to define the gamma correction values.
- **Gamma Buffers**
	- The gamma correction curve can be defined easily using an external chain of precision resistors. To ensure load independent gamma correction levels, 18 gamma buffers, each having a low output resistance, can be used to drive the TFT display column drivers.
- **VCOM Buffer**
	- $-$  The V<sub>COM</sub> buffer supplies a common voltage, which is applied to the back plate of all the pixels. Writing color information to all the pixels will cause high current variations at the  $V_{COM}$  level so this  $V_{COM}$  buffer is designed for driving large output currents.

These three functions are discussed in detail in the following sections.

### **VOLTAGE REFERENCE**

The internal Voltage Reference of the LM8207 can be used to improve picture stability. This accurate reference is highly stable over the operation temperature range. The output voltage ( $OUT_V_{REF}$ ) of the Voltage Reference can be set using two external resistors. In the next two sections, the possibilities for setting the output voltage of the Voltage Reference and the operating range of the Voltage Reference are discussed.

### **SETTING THE OUTPUT VOLTAGE OF THE VOLTAGE REFERENCE**

The output voltage of the Voltage Reference Amplifier (OUT\_V<sub>REF</sub>) can be set using the internal reference in combination with the internal amplifier and two external resistors. In [Figure 33](#page-13-0) a typical application circuit for  $V_{REF}$ is given.



**Figure 33. Typical Application Circuit for VREF**

<span id="page-13-0"></span>To calculate the output voltage of the Voltage Reference Amplifier (OUT\_V<sub>RFF</sub>) use the following equation:

$$
OUT_{\text{NREF}} = 1.295 \times \left(\frac{R_1 + R_2}{R_2}\right) + R_1 \times I_{\text{IN}_{\text{N}}}
$$
(1)

<span id="page-13-1"></span>As can be seen in the [16V Electrical Characteristics](#page-2-0) table, I<sub>IN\_VREF</sub> has a typical value of -10 nA. Using resistor values for R<sub>1</sub> = 9 kΩ and R<sub>2</sub> = 1 kΩ this results in a gain of 10 and OUT\_V<sub>REF</sub> = 12.95 V an error will be introduced of −10 nA\*9 kΩ = −90 μV. This error can be neglected. The simplified formula for calculating the  $OUT_V<sub>REF</sub>$  is:

$$
OUT\_V_{REF} = 1.295 \times \left(\frac{R_1 + R_2}{R_2}\right)
$$

(2)



Example:

 $V_{DD} = 16V$ 

 $OUT_V<sub>REF</sub> = 14.4V$ 

Choose R<sub>2</sub> = 5 kΩ. Using [Equation 2,](#page-13-1) this will result in R<sub>1</sub> = 50.6 kΩ

#### **THE OPERATING RANGE OF THE VOLTAGE REFERENCE**

The output of the Voltage Reference Amplifier has a minimum of 1.295V ( $R_1 = 0$ ). This is determined by the value of the internal reference. The maximum output voltage (OUT\_V<sub>REFMAX</sub>) can approach the positive supply rail V<sub>DD</sub>. The voltage is limited by the output resistance (R<sub>OUT</sub>) of the output stage of the internal amplifier and depends on the load current. [Figure 34](#page-14-0) shows the operating output voltage range.



**Figure 34. Operating Output Voltage Range**

<span id="page-14-0"></span>The minimum headroom (OUT\_V<sub>REF</sub> with respect to the positive supply rail V<sub>DD</sub>) can be measured using the test circuit shown in [Figure 35](#page-14-1).



**Figure 35. Headroom Test Circuit with Variable Output Current Load**

<span id="page-14-1"></span>The headroom is measured by varying both the supply voltage and the output current  $(I_{LOAD})$  for a fixed programmed value of  $OUT_V_{REF}$ . As shown in [Figure 36,](#page-15-0) the minimum headroom slightly increases for a constant  $V_{DD}$  when the load current increases.





**Figure 36. Voltage Reference Headroom vs. Load Current**

### <span id="page-15-0"></span>**GAMMA BUFFERS**

This section gives an overview for the applications of the gamma buffers and also defines the gamma correction curve. Specifications for the buffers are derived from their operation range. Also included are the formulas for the realization of the gamma correction curve using external resistors. An overview is given for the gamma voltage accuracy, using the LM8207 in combination with external resistors.

As discussed in the section entitled "Principle Operation of a TFT-LCD," the basic function of the gamma buffers is to make the gamma correction curve independent of the behavior of the column driver. Writing data to each subsequent pixel will cause load variations. The gamma buffers have a low impedance output and can handle these variations without changing the gamma correction curve. A typical gamma correction curve is given in [Figure 37](#page-15-1).



**Figure 37. Typical Gamma Correction Curve**

<span id="page-15-1"></span>Each buffer covers a part of the correction curve and, therefore, has its own specifications. All buffers require that the output should recover quickly from disturbances caused by the switching of the column driver. The gamma voltage level of each buffer (VGMA1…VGMA18) depends on its position for the levels decrease sequentially. To best utilize the LM8207, each buffer is optimized for its position in the gamma correction curve.

#### • **Gamma Buffers 1-2**

– Operating voltage range:  $V_{DD}$  to  $V_{SS}$  +2V. Due to the operating voltage, only negative transitions at the output are possible. Positive transitions will exceed the supply voltage  $V_{DD}$ . These buffers are able to source current to bias the resistive load of the column driver having an open collector structure. To meet the operating voltage range, these outputs need a resistive load connected to a lower potential sourcing an output current of at least 1 mA.

#### • **Gamma Buffers 3-16**

Operating voltage range:  $V_{DD}$  – 1V to  $V_{SS}$  + 1V. Due to the operating range, both positive and negative transitions at the outputs are possible.



**[LM8207](http://www.ti.com/product/lm8207?qgpn=lm8207)**

#### • **Gamma Buffers 17-18**

Operating voltage range:  $V_{DD}$  - 2 to  $V_{SS}$ . Due to the operating voltage, only positive transitions at the output are possible. Negative transitions will exceed the negative supply voltage  $V_{SS}$ . These buffers are able to sink current from the resistive load of the column driver having an open collector structure. To meet the operating voltage range, these outputs need a resistive load connected to a higher potential sinking an output current of at least 1 mA

#### Example:

A typical application using the LM8207 is given in [Figure 38](#page-16-0). The corresponding gamma correction curve (VGMA1...VGMA18) is defined in [Table 1.](#page-17-0) The Voltage Reference supplies the 14.4V to the resistor network. The calculations for the resistor values and for setting the Voltage Reference are shown in the section "Voltage Reference."





<span id="page-16-0"></span>The values of the resistors in the gamma correction curve are calculated such that a current of 1 mA flows in the resistor chain.

$$
R_{18} = \left(\frac{VGMA18}{I}\right) \text{ and } R_{X} = \left(\frac{VGMAx}{I}\right) - \sum_{y=x+1}^{18} R_{y}
$$

where

• x is the index for the corresponding gamma voltage and has a range of 1 to 18 (3)

Using these formulas the resistor values in [Table 1](#page-17-0) are calculated. High accuracy resistors values can be realized using 0.1% resistors. A method for fine-tuning the resistor value is to combine two resistors in series.



<span id="page-17-0"></span>

### **Table 1. Resistor Values for Defining the Gamma Correction Curve**

Changing the gamma correction curve, in combination with the load of the column drivers can impact the behavior of the gamma buffers. Gamma buffers 1 and 2 are designed for operating voltages near  $V_{DD}$ , and will source the current into the column drivers. Gamma buffers 17 and 18 are designed for operating voltages near  $V_{SS}$  and will sink this current. Buffers 3 to 16 are designed to operate in the mid-voltage range and can sink or source current. Under special circumstances, by increasing the voltage gap between gamma buffer 1 and gamma buffer 2, in combination with a low impedance load of the column driver between these outputs, the output of buffer 2 has to sink more current than possible, and can saturate. This will result in a setting error of the inputs of the column driver.

For buffer 17 and 18 an identical situation can occur, by increasing the operating voltage range of buffer 17 with respect to buffer 18.

A simple and cost effective solution is to lower the resistance between buffer 2 and 3 or buffer 16 and 17, using an additional by-pass resistor R<sub>S</sub>. This method is presented in [Figure 39.](#page-18-0) This will not affect the desired voltage levels, and buffer 3 which has a larger linear output current spec will sink the current instead of buffer 2. The resistor value  $R<sub>S</sub>$  can be calculated by the voltage drop divided by the current. The resistor value should be low enough to sink this current, otherwise buffer 2 and/or buffer 17 will still saturate.





**Figure 39. Using additional by-pass resistor to increase current sinking capability**

#### <span id="page-18-0"></span>**GAMMA VOLTAGE ACCURACY**

Adding buffers to the tabs of the gamma correction resistor chain will make the values more independent of the load variations. Unfortunately, there are some other effects that will influence the gamma values. The following effects determine the accuracy of each gamma voltage.

Major effects are:

- Variation of the internal voltage reference. This can be found in the [16V Electrical Characteristics](#page-2-0) table. This is the maximum variation between parts.
- Variation of the feedback resistors used for setting the output voltage of the voltage reference (OUT\_V<sub>REF</sub>). Using high accuracy resistors will result in a small variation of the output voltage between different boards
- The accuracy of the resistors obtained from the gamma correction voltage curve. The gamma correction curve will be affected by the accuracy of the resistors. This will vary over different boards. Temperature variations will not affect this curve.
- Output offset voltage ( $V_{OS}$ ) of the buffers. Variations of  $V_{OS}$  (output offset voltage) of the buffers, will affect the gamma correction curve. The contribution of  $V_{OS}$  is higher for the buffers driving the lower gamma voltages.

Minor effects are:

Input current ( $I_{BIAS}$ ) of the gamma buffers. Variations of the input current ( $I_{BIAS}$ ) of the gamma buffers caused by temperature changes, will affect the gamma correction voltages.

#### **VCOM BUFFER**

The  $V_{COM}$  buffer supplies a common voltage to the back plate of all the pixels in a TFT panel. When column drivers write to the pixels, current pulses will occur onto the  $V_{COM}$  line. These pulses are the result of charging the capacitance between  $V_{COM}$  and the column lines. This capacitance is a combination of stray capacitance and pixel capacitance. This stray capacitance varies between panel sizes but typically ranges from 16 pF to 33 pF per column. Pixel capacitance is in the order of 0.5 pF and contributes very little to these pulses because only one pixel at a time is connected to a column. Charging this capacitance can result in short positive or negative current pulses of 100 mA or more, depending on the panel size. The  $V_{COM}$  buffer is designed to handle these pulses. A  $V_{COM}$  buffer is basically a voltage regulator that can sink or source current in large capacitive loads. The V<sub>COM</sub> buffer should recover very fast from these disturbances. The operating voltage of the V<sub>COM</sub> buffer is in the middle of the gamma voltage range.





**Figure 40. VCOM Buffer**

<span id="page-19-0"></span>The typical application in [Figure 40](#page-19-0) shows the  $V_{COM}$  buffer supplying a common voltage to the back plate of the display. This level can be adjusted by changing the value of the resistors. Increasing the value of  $R_1$  or decreasing the value of  $R_2$  will decrease the V<sub>COM</sub> level. Increasing the value of  $R_2$  or decreasing the value of  $R_1$ will increase the  $V_{COM}$  level.

Another, more flexible, solution is to use Texas Instruments' programmable  $V_{COM}$  calibrator, the LM8342. The  $V_{COM}$  level can be adjusted using an  $I^2C$  interface. See the LM8342 Programmable TFT V COM Calibrator with Non-Volatile Memory datasheet (literature number: [snosam0\)](http://www.ti.com/lit/pdf/snosam0) for more detailed information about this part.

### **LM8207 CONFIGURATION**

A complete configured typical application of the LM8207 is given in [Figure 41.](#page-20-0) All three basic functions of the LM8207 are discussed in the previous sections. Details for setting the Voltage Reference are given in the "Voltage Reference" section. Calculations for defining a gamma correction curve are given in the section entitled "Gamma Buffers." Defining and adjusting the  $V_{COM}$  level is discussed in the " $V_{COM}$  Buffer" section. The LM8207 is an 18 channel gamma buffer plus a  $V_{COM}$  buffer. In certain applications some of the gamma buffers or the  $V_{COM}$ buffer may not be used. In such cases it is recommended that the unused buffer input pins be tied to the input voltage range value.

**[www.ti.com](http://www.ti.com)** SNOSAL5A –SEPTEMBER 2005–REVISED MARCH 2013

<span id="page-20-0"></span>

IN\_VREF

OUT\_1 OUT\_2

14.4V 50.6 k $\Omega$  5 k $\Omega$ 

 $IN_2$ 

 $IN_1$ 

 $210\Omega$ 

 $2800\Omega$ 



### **MAXIMUM POWER DISSIPATION**

The maximum power dissipation in the LM8207 TSSOP package depends on the ambient temperature and the increase of the junction temperature of the die. Exceeding the maximum temperature will damage the part. (See the [Absolute Maximum Ratings](#page-1-0) table.) The  $V_{COM}$  buffer of the LM8207 is designed for use in pulsed conditions. Driving a continuous current of several hundred mA to a load will damage the part due to the high power consumption of the output stage of the  $V_{COM}$  buffer.

The maximum operating temperature can be calculated using this formula:

 $T_J = T_A + \theta_{JA}$  x  $P_{DISSIPATION}$ 

where

- $T_A$  = Ambient temperature
- $\cdot$   $\theta_{JA}$  = Thermal resistance of package (See [Operating Ratings](#page-1-1) table) (84°C/W)
- $P_{DISSIPATION}$  = Total power dissipation of the LM8207 (4)

### Examples:

The estimated power consumption of the LM8207 in a steady state situation with no load is:



For an ambient temperature T<sub>A</sub> of 40°C and a dissipated power of 100.8 mW, the junction temperature T<sub>J</sub> will be 49°C. This will not exceed the maximum operating temperature.

Two issues are not considered in the calculation:

- Continuous power dissipation of the gamma buffers. This is load dependent, and can be calculated using the voltage drop over the output stage times the output current:
	- $-$  P = (V<sub>DD</sub>-V<sub>GMAx</sub>) x  $I_{\text{OUT}}$  for current sourcing
	- $-$  P = (V<sub>GMAx</sub>) x  $I_{\text{OUT}}$  for current sinking
- Pulsed power dissipation of the buffers. The RMS value of this pulsed current depends on the magnitude of the current fluctuations and the duty cycle. This can majorly contribute to the total power dissipation.

When the LM8207 is in steady state biasing, the V buffer is considered at three various load conditions:



(1) When  $I_{\text{OUTRMS}} = 100$  mA, the package  $(T_J)$  will exceed the Operating Temperature

## **EVALUATION BOARD**

For testing purposes an evaluation board is available. It is intended to evaluate the following functions:

- The Voltage Reference is fully adjustable within the operating range. For optimal output voltage ranges, user defined resistors can be trimmed by using two resistors in series.
- The Gamma correction curve is user defined using external resistors. Each optimal value can be achieved by using two series resistors for fine-tuning.
- The V<sub>COM</sub> node input voltage can be achieved using Texas Instruments' LM8342 programmable V<sub>COM</sub> calibrator, or using an external supply.
- For testing, an additional dummy load can be connected to all outputs of the gamma buffers.

**[www.ti.com](http://www.ti.com)** SNOSAL5A –SEPTEMBER 2005–REVISED MARCH 2013



**Figure 42. Schematic LM8207 Evaluation Board**

Texas INSTRUMENTS



**Figure 43. Layout of LM8207 Evaluation Board (Actual Size) — Bottom View**



**Figure 44. Layout of LM8207 Evaluation Board (Actual Size) — Top View**



**[LM8207](http://www.ti.com/product/lm8207?qgpn=lm8207)**

#### **LAYOUT RECOMMENDATIONS**

A proper layout is necessary for optimum performance of the LM8207. A low impedance and clean ground plane is recommended. The traces from the  $\vee_{SS}$  pin to the ground plane should be as short as possible. Decoupling capacitors should be placed very close to the V<sub>DD</sub> pin. Connections of these decoupling capacitors to the ground plane should be very short. An additional decoupling capacitor for OUT\_V<sub>REF</sub> is recommended.

<span id="page-24-0"></span>Due to the heavy current peaks and short transitions at the V<sub>COM</sub> node, traces from the output of the V<sub>COM</sub> buffer should be low impedance and as short as possible, to minimize both voltage drops over the trace and unwanted EM disturbances.

l,

SNOSAL5A –SEPTEMBER 2005–REVISED MARCH 2013 **[www.ti.com](http://www.ti.com)**

# **REVISION HISTORY**





www.ti.com 10-Dec-2020

## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TEXAS** 

### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com www.ti.com 9-Aug-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **DGG0048A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.



# **EXAMPLE BOARD LAYOUT**

# **DGG0048A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **DGG0048A TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

MTSS003D – JANUARY 1995 – REVISED JANUARY 1998

#### **DGG (R-PDSO-G\*\*) PLASTIC SMALL-OUTLINE PACKAGE**

**48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated