SCES028G-JULY 1995-REVISED AUGUST 2004

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


DESCRIPTION

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74ALVCH16270 is used in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of the CLKENA inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (OEA, OEB). The control terminals are registered to synchronize the bus-direction changes with CLK.

DGG OR DL PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16270 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC are trademarks of Texas Instruments.



FUNCTION TABLES

OUTPUT ENABLE

	INPUTS	OUTPUTS				
CLK	OEA	OEB	Α	1B, 2B		
1	Н	Н	Z	Z		
↑	Н	L	Z	Active		
↑	L	Н	Active	Z		
↑	L	L	Active	Active		

A-TO-B STORAGE ($\overline{OEB} = L$)

			=	-		
	INPU	TS		OUTPUTS		
CLKENA1	CLKENA2	CLK	Α	1B	2B	
L	Н	Х	Χ	1B ₀ ⁽¹⁾	2B ₀ ⁽¹⁾	
L	Н	X	Χ	1B ₀ ⁽¹⁾ 1B ₀ ⁽¹⁾ L ⁽²⁾	$2B_0^{(1)}$ $2B_0^{(1)}$	
L	L	\uparrow	L	L ⁽²⁾	L	
L	L	\uparrow	Н	H ⁽²⁾	Н	
н	L	\uparrow	L	1B ₀ ⁽¹⁾	L	
Н	L	\uparrow	Н	1B ₀ ⁽¹⁾ 1B ₀ ⁽¹⁾ 1B ₀ ⁽¹⁾	Н	
Н	Н	Χ	Х	1B ₀ ⁽¹⁾	$2B_0^{(1)}$	

- (1) Output level before the indicated steady-state input conditions were established

 (2) Two CLK edges are needed to propagate data.


B-TO-A STORAGE ($\overline{OEA} = L$)


	INPUTS										
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	Α					
Н	X	Χ	Н	X	X	A ₀ ⁽¹⁾					
X	Н	Χ	L	X	X	A ₀ ⁽¹⁾					
L	X	\uparrow	Н	L	X	L					
L	X	\uparrow	Н	Н	X	Н					
X	L	\uparrow	L	X	L	L					
×	L	\uparrow	L	X	Н	н					

(1) Output level before the indicated steady-state input conditions were established



LOGIC DIAGRAM (POSITIVE LOGIC)







ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V _{CC}	Supply voltage	117					
\ /	Input voltage range	Except I/O ports (2)	-0.5	4.6	V		
V _I	input voitage range	I/O ports ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V		
Vo	Output voltage range (2)(3)		-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V ₁ < 0		-50	mA		
I _{OK}	Output clamp current	V _O < 0		-50	mA		
Io	Continuous output current			±50	mA		
	Continuous current through each V _{CC} or GN	ND		±100	mA		
	Package thermal impedance ⁽⁴⁾	DGG package		81	°C/W		
θ_{JA}	rackage mermai impedance 19	DL package		74	C/VV		
T _{stg}	Storage temperature range		-65	150	°C		

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65		V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
V _I	Input voltage	•	0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
	High lovel output ourrent	$V_{CC} = 2.3 \text{ V}$		-12	A
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA
		$V_{CC} = 3 V$		-24	
		V _{CC} = 1.65 V		4	
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V}$		12	A
l _{OL}	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	mA
		$V_{CC} = 3 V$		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51.



SCES028G-JULY 1995-REVISED AUGUST 2004


ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc}	MIN TYP(1)	MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
	$I_{OH} = -6 \text{ mA}$	2.3 V	2		
V _{OH}		2.3 V	1.7		V
	I _{OH} = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I _{OH} = -24 mA	3 V	2		
	$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V		0.2	
	I _{OL} = 4 mA	1.65 V		0.45	
\ <u>\</u>	I _{OL} = 6 mA	2.3 V		0.4	V
V _{OL}	L = 12 mA	2.3 V		0.7	V
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4	
	I _{OL} = 24 mA	3 V		0.55	
I _I	$V_{I} = V_{CC}$ or GND	3.6 V		±5	μΑ
	$V_1 = 0.58 \text{ V}$	1.65 V	25		
	V _I = 1.07 V	1.65 V	-25		
	$V_1 = 0.7 \text{ V}$	2.3 V	45		
I _{I(hold)}	V _I = 1.7 V	2.3 V	-45		μΑ
	$V_{I} = 0.8 \text{ V}$	3 V	75		
	$V_1 = 2 V$	3 V	-75		
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V		±500	
I _{OZ} ⁽³⁾	$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
Δl _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μΑ
C _i Control inputs	$V_I = V_{CC}$ or GND	3.3 V	3.5		pF
C _{io} A or B ports	$V_O = V_{CC}$ or GND	3.3 V	9		рF

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

For I/O ports, the parameter $I_{\mbox{\scriptsize OZ}}$ includes the input leakage current.





TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

			V _{CC} =	1.8 V	V _{CC} = ± 0.	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency			(1)		150		150		150	MHz
t _w	Pulse duration, Cl	_K high or low	(1)		3.3		3.3		3.3		ns
		A data before CLK↑	(1)		4.1		3.8		3.1		
		B data before CLK↑	(1)		0.9		1.2		0.9		
t _{su}	Setup time	CLKENA1 or CLKENA2 before CLK↑	(1)		3.5		3.2		2.7		ns
		CLKEN1B or CLKEN2B before CLK↑	(1)		3.4		3		2.6		
		OE data before CLK↑	(1)		4.4		3.9		3.2		
		A data after CLK↑	(1)		0		0		0.2		
		B data after CLK↑	(1)		1.4		1		1.7		
t _h	Hold time	CLKENA1 or CLKENA2 after CLK↑	(1)		0		0.1		0.3		ns
		CLKEN1B or CLKEN2B after CLK↑	(1)		0		0		0.6		
		OE after CLK↑	(1)		0		0		0.1		

⁽¹⁾ This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 1.8 V		V _{CC} = 1 ± 0.2	V _{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{max}			(1)		150		150		150		MHz	
	CLK	В		(1)	1.5	5.9		5.8	1.1	5.1		
t _{pd}	CLK	Α		(1)	1.2	5.4		5.4	1	4.7	ns	
·	SEL	Α		(1)	1.4	6.2		6.4	1	5.5		
t _{en}	CLK	A or B		(1)	1.5	7		6.8	1	6	ns	
t _{dis}	CLK	A or B		(1)	1.9	7.2		6.5	1.1	5.8	ns	

⁽¹⁾ This information was not available at the time of publication.


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAMETER		TEST CO	ONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
	Power dissipation	Outputs enabled	C - 50 pE	f = 10 MHz	(1)	87	120	7
C _{pd}	capacitance	Outputs disabled	$C_L = 50 \text{ pF},$	I = IO MHZ	(1)	80.5	118	pF

⁽¹⁾ This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{O}$ = 50 $\Omega,\,t_{f}$ \leq 2 ns. t_{f} \leq 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. $t_{Pl,7}$ and t_{PH7} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{O}$ = 50 $\Omega,\,t_{f}$ \leq 2 ns, t_{f} \leq 2 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. $t_{Pl,7}$ and t_{PH7} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCH16270DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16270	Samples
SN74ALVCH16270DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16270	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16270DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16270DLR	SSOP	DL	56	1000	367.0	367.0	55.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVCH16270DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated