Features

- High Performance, Low Power Atmel[®] AVR[®] 8-Bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 × 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-Chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 16 Kbytes of In-System Self-programmable Flash program memory
 512 Bytes EEPROM
 - 1 Kbytes Internal SRAM
 - Write/Erase cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Programming Lock for Software Security
- JTAG (IEEE std. 1149.1 compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - 4 × 25 Segment LCD Driver
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Universal Serial Interface with Start Condition Detector
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 54 Programmable I/O Lines
 - 64-lead TQFP, 64-pad QFN/MLF and 64-pad DRQFN
- Speed Grade:
 - ATmega169PV: 0 4 MHz @ 1.8V 5.5V, 0 8 MHz @ 2.7V 5.5V
 - ATmega169P: 0 8 MHz @ 2.7V 5.5V, 0 16 MHz @ 4.5V 5.5V
- Temperature range:
- -40°C to 85°C Industrial
- Ultra-Low Power Consumption
 - Active Mode:
 - 1 MHz, 1.8V: 330 µA
 - 32 kHz, 1.8V: 10 µA (including Oscillator)
 - 32 kHz, 1.8V: 25 μA (including Oscillator and LCD)
 - Power-down Mode:
 - 0.1 µA at 1.8V
 - Power-save Mode: 0.6 µA at 1.8V (Including 32 kHz RTC)



8-bit **AVR**[®] Microcontroller with 16K Bytes In-System Programmable Flash

ATmega169P ATmega169PV


Preliminary


Summary



1. Pin Configurations

1.1 Pinout - TQFP/QFN/MLF





Note: The large center pad underneath the QFN/MLF packages is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.



1.2 Pinout - DRQFN






Table 1-1.DRQFN-64 Pinout ATmega169P.

| A1 | PE0 | A9 | PB7 | A18 | PG1 (SEG13) | A26 | PA2 (COM2) |
|----|---------|-----|---------------|-----|-------------|-----|------------|
| B1 | VLCDCAP | B8 | PB6 | B16 | PG0 (SEG14) | B23 | PA3 (COM3) |
| A2 | PE1 | A10 | PG3 | A19 | PC0 (SEG12) | A27 | PA1 (COM1) |
| B2 | PE2 | В9 | PG4 | B17 | PC1 (SEG11) | B24 | PA0 (COM0) |
| A3 | PE3 | A11 | RESET | A20 | PC2 (SEG10) | A28 | VCC |
| B3 | PE4 | B10 | VCC | B18 | PC3 (SEG9) | B25 | GND |
| A4 | PE5 | A12 | GND | A21 | PC4 (SEG8) | A29 | PF7 |
| B4 | PE6 | B11 | XTAL2 (TOSC2) | B19 | PC5 (SEG7) | B26 | PF6 |
| A5 | PE7 | A13 | XTAL1 (TOSC1) | A22 | PC6 (SEG6) | A30 | PF5 |
| B5 | PB0 | B12 | PD0 (SEG22) | B20 | PC7 (SEG5) | B27 | PF4 |
| A6 | PB1 | A14 | PD1 (SEG21) | A23 | PG2 (SEG4) | A31 | PF3 |
| B6 | PB2 | B13 | PD2 (SEG20) | B21 | PA7 (SEG3) | B28 | PF2 |
| A7 | PB3 | A15 | PD3 (SEG19) | A24 | PA6 (SEG2) | A32 | PF1 |
| B7 | PB5 | B14 | PD4 (SEG18) | B22 | PA4 (SEG0) | B29 | PF0 |
| A8 | PB4 | A16 | PD5 (SEG17) | A25 | PA5 (SEG1) | A33 | AREF |
| | + | B15 | PD7 (SEG15) | | • | B30 | AVCC |
| | | A17 | PD6 (SEG16) | | | A34 | GND |




2. Overview

The ATmega169P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega169P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega169P provides the following features: 16 Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1 Kbyte SRAM, 53 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, a complete On-chip LCD controller with internal step-up voltage, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer and the LCD controller continues to run, allowing the user to maintain a timer base and operate the LCD display while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer, LCD controller and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega169P is a powerful microcontroller that provides a highly flex-ible and cost effective solution to many embedded control applications.

The ATmega169P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.



2.2 Pin Descriptions

2.2.1 VCC

Digital supply voltage.

2.2.2 GND

Ground.

2.2.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega169P as listed on "Alternate Functions of Port A" on page 73.

2.2.4 Port B (PB7:PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega169P as listed on "Alternate Functions of Port B" on page 74.

2.2.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega169P as listed on "Alternate Functions of Port C" on page 77.

2.2.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega169P as listed on "Alternate Functions of Port D" on page 79.



2.2.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega169P as listed on "Alternate Functions of Port E" on page 81.

2.2.8 Port F (PF7:PF0)

Port F serves as the analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface, see "Alternate Functions of Port F" on page 83.

2.2.9 Port G (PG5:PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega169P as listed on page 85.

2.2.10 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 28-4 on page 333. Shorter pulses are not guaranteed to generate a reset.

2.2.11 XTAL1

2.2.12

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Output from the inverting Oscillator amplifier.

2.2.13 AVCC

XTAL2

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.



2.2.14 AREF

This is the analog reference pin for the A/D Converter.

2.2.15 LCDCAP

An external capacitor (typical > 470 nF) must be connected to the LCDCAP pin as shown in Figure 23-2 on page 236. This capacitor acts as a reservoir for LCD power (V_{LCD}). A large capacitance reduces ripple on V_{LCD} but increases the time until V_{LCD} reaches its target value.



3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



5. Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|------------------|----------|--------|---------|---------|---------------|-------------------|---------------|-------------------|--------|------|
| (0xFF) | Reserved | - | - | - | _ | - | _ | - | - | |
| (0xFE) | LCDDR18 | _ | _ | _ | - | _ | - | _ | SEG324 | 250 |
| (0xFD) | LCDDR17 | SEG323 | SEG322 | SEG321 | SEG320 | SEG319 | SEG318 | SEG317 | SEG316 | 250 |
| (0xFC) | LCDDR16 | SEG315 | SEG314 | SEG313 | SEG312 | SEG311 | SEG310 | SEG309 | SEG308 | 250 |
| (0xFB) | LCDDR15 | SEG307 | SEG306 | SEG305 | SEG304 | SEG303 | SEG302 | SEG301 | SEG300 | 250 |
| (0xFA) | Reserved | - | _ | _ | _ | - | - | _ | - | |
| (0xF9) | LCDDR13 | _ | _ | _ | - | _ | - | - | SEG224 | 250 |
| (0xF8) | LCDDR12 | SEG223 | SEG222 | SEG221 | SEG220 | SEG219 | SEG218 | SEG217 | SEG216 | 250 |
| (0xF7) | LCDDR11 | SEG215 | SEG214 | SEG213 | SEG212 | SEG211 | SEG210 | SEG209 | SEG208 | 250 |
| (0xF6) | LCDDR10 | SEG207 | SEG206 | SEG205 | SEG204 | SEG203 | SEG202 | SEG201 | SEG200 | 250 |
| (0xF5) | Reserved | - | - | - | - | - | - | - | - | |
| (0xF4) | LCDDR8 | - | - | - | - | _ | - | - | SEG124 | 250 |
| (0xF3) | LCDDR7 | SEG123 | SEG122 | SEG121 | SEG120 | SEG119 | SEG118 | SEG117 | SEG116 | 250 |
| (0xF2) | LCDDR6 | SEG115 | SEG114 | SEG113 | SEG112 | SEG111 | SEG110 | SEG109 | SEG108 | 250 |
| (0xF1) | LCDDR5 | SEG107 | SEG106 | SEG105 | SEG104 | SEG103 | SEG102 | SEG101 | SEG100 | 250 |
| (0xF0) | Reserved | - | - | - | - | - | - | - | - | |
| (0xEF) | LCDDR3 | - | - | - | - | - | - | - | SEG024 | 250 |
| (0xEE) | LCDDR2 | SEG023 | SEG022 | SEG021 | SEG020 | SEG019 | SEG018 | SEG017 | SEG016 | 250 |
| (0xED) | LCDDR1 | SEG015 | SEG014 | SEG013 | SEG012 | SEG011 | SEG010 | SEG09 | SEG008 | 250 |
| (0xEC) | LCDDR0 | SEG007 | SEG006 | SEG005 | SEG004 | SEG003 | SEG002 | SEG001 | SEG000 | 250 |
| (0xEB) | Reserved | _ | _ | _ | _ | _ | _ | _ | | |
| (0xEA) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE9) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE8) | Reserved | - | - | - | - | _ | - | - | - | |
| (0xE7) | LCDCCR | LCDDC2 | LCDDC1 | LCDDC0 | LCDMDT | LCDCC3 | LCDCC2 | LCDCC1 | LCDCC0 | 249 |
| (0xE6) | LCDFRR | - | LCDPS2 | LCDPS1 | LCDPS0 | - | LCDCD2 | LCDCD1 | LCDCD0 | 247 |
| (0xE5) | LCDCRB | LCDCS | LCD2B | LCDMUX1 | LCDMUX0 | - | LCDPM2 | LCDPM1 | LCDPM0 | 246 |
| (0xE4) | LCDCRA | LCDEN | LCDAB | _ | LCDIF | LCDIE | LCDBD | LCDCCD | LCDBL | 245 |
| (0xE3) | Reserved | - | - | _ | - | - | - | - | - | |
| (0xE2) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE1) | Reserved | - | - | - | - | - | - | - | - | |
| (0xE0) | Reserved | - | - | - | - | - | - | - | - | |
| (0xDF) | Reserved | - | - | - | - | - | - | - | - | |
| (0xDE) | Reserved | - | - | - | - | - | - | - | - | |
| (0xDD) | Reserved | - | - | - | - | - | - | - | - | |
| (0xDC) | Reserved | - | - | - | - | - | - | - | - | |
| (0xDB) | Reserved | - | - | - | - | - | - | - | - | |
| (0xDA) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD9) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD8) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD7) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD6) | Reserved | - | - | - | - | _ | - | - | - | |
| (0xD5) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD4) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD3) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD2) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD1) | Reserved | - | - | - | - | - | - | - | - | |
| (0xD0) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCF) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCE) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCD) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCC) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCB) | Reserved | - | - | - | - | - | - | - | - | |
| (0xCA) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC9) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC8) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC7) | Reserved | - | - | - | - | - | - | - | - | |
| (0xC6) | UDR0 | | | | USART0 I/O | Data Register | | | | 190 |
| (0xC5) | UBRRH0 | | | | | | USART0 Baud R | ate Register High | | 194 |
| (0xC4) | UBRRL0 | | | | USART0 Baud I | Rate Register Low | | | | 194 |
| (0xC3) | Reserved | - | - | - | - | - | - | - | - | |
| | UCSR0C | _ | UMSEL0 | UPM01 | UPM00 | USBS0 | UCSZ01 | UCSZ00 | UCPOL0 | 190 |
| (0xC2) | UCORUC | | OHIOEEO | | | | | | | |
| (0xC2) (0xC1) | UCSR0E | RXCIE0 | TXCIE0 | UDRIE0 | RXEN0 | TXEN0 | UCSZ02 | RXB80 | TXB80 | 190 |



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|------------------|----------------------|------------|------------|----------|---------------------|--------------------|-----------|-----------|-----------|------|
| (0xBF) | Reserved | - | - | - | - | - | - | - | _ | |
| (0xBE) | Reserved | - | - | - | - | - | - | - | - | |
| (0xBD) | Reserved | - | - | - | - | - | - | - | - | |
| (0xBC) | Reserved | - | - | - | - | - | - | - | - | |
| (0xBB) | Reserved | - | - | - | - | - | - | - | - | |
| (0xBA) | USIDR | | n | n | | a Register | | 1 | 1 | 207 |
| (0xB9) | USISR | USISIF | USIOIF | USIPF | USIDC | USICNT3 | USICNT2 | USICNT1 | USICNT0 | 207 |
| (0xB8) | USICR | USISIE | USIOIE | USIWM1 | USIWM0 | USICS1 | USICS0 | USICLK | USITC | 208 |
| (0xB7) | Reserved | - | | - | - | - | - | - | - | |
| (0xB6) | ASSR | - | - | - | EXCLK | AS2 | TCN2UB | OCR2UB | TCR2UB | 156 |
| (0xB5) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB4) | Reserved | - | - | - | - | - | - | - | - | |
| (0xB3) | OCR2A | | | IIn | | ut Compare Regist | ter A | | | 155 |
| (0xB2) | TCNT2 | | _ | _ | – | nter2 (8-bit) - | | | ſ | 155 |
| (0xB1) (0xB0) | Reserved TCCR2A | – FOC2A | - WGM20 | COM2A1 | COM2A0 | - WGM21 | - CS22 | - CS21 | - CS20 | 153 |
| (0xB0) (0xAF) | Reserved | | - | | | - | | - | - | 155 |
| (0xAF) (0xAE) | Reserved | | | | _ | | _ | _ | | |
| (0xAL) | Reserved | | | | | | _ | _ | | |
| (0xAD) (0xAC) | Reserved | | | | | | | | | i |
| (0xAC) | Reserved | | | | _ | _ | _ | _ | _ | |
| (0xAA) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0xA9) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | [|
| (0xA8) | Reserved | _ | _ | _ | _ | _ | _ | - | _ | [|
| (0xA7) | Reserved | - | - | - | - | - | - | - | - | 1 |
| (0xA6) | Reserved | - | - | - | - | - | - | - | - | 1 |
| (0xA5) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA4) | Reserved | - | - | - | - | _ | - | - | _ | |
| (0xA3) | Reserved | - | - | - | - | _ | - | - | _ | |
| (0xA2) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA1) | Reserved | - | - | - | - | - | - | - | - | |
| (0xA0) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9F) | Reserved | - | - | - | - | - | - | - | - | ļ |
| (0x9E) | Reserved | - | - | - | - | - | - | - | - | ļ |
| (0x9D) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9C) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9B) | Reserved | - | - | - | - | - | - | - | - | |
| (0x9A) | Reserved | - | - | - | - | - | - | - | - | |
| (0x99) | Reserved | - | - | - | - | - | - | - | - | |
| (0x98) | Reserved | - | - | - | - | - | - | - | - | |
| (0x97) (0x96) | Reserved | - | _ | - | - | - | - | - | - | |
| (0x96) (0x95) | Reserved Reserved | _ | _ | | _ | | _ | _ | _ | |
| (0x94) | Reserved | | | | _ | | _ | | | |
| (0x93) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0x93) (0x92) | Reserved | | | | _ | _ | _ | _ | _ | |
| (0x91) | Reserved | _ | _ | _ | _ | _ | _ | _ | _ | |
| (0x90) | Reserved | _ | _ | _ | _ | _ | _ | - | _ | [|
| (0x8F) | Reserved | - | - | - | - | - | - | - | - | l |
| (0x8E) | Reserved | _ | _ | _ | _ | _ | - | - | - | 1 |
| (0x8D) | Reserved | - | - | - | _ | - | _ | _ | - | |
| (0x8C) | Reserved | _ | _ | _ | _ | _ | _ | _ | - | |
| (0x8B) | OCR1BH | | | Timer/Co | unter1 - Output Co | mpare Register B | High Byte | | | 132 |
| (0x8A) | OCR1BL | | | Timer/Co | ounter1 - Output Co | ompare Register B | Low Byte | | | 132 |
| (0x89) | OCR1AH | | | Timer/Co | unter1 - Output Co | mpare Register A | High Byte | | | 132 |
| (0x88) | OCR1AL | | | Timer/Co | ounter1 - Output Co | ompare Register A | Low Byte | | | 132 |
| (0x87) | ICR1H | | | Timer/ | Counter1 - Input C | apture Register Hi | gh Byte | | | 133 |
| (0x86) | ICR1L | | | | | apture Register Lo | | | | 133 |
| (0x85) | TCNT1H | | | | | nter Register High | | | | 132 |
| (0x84) | TCNT1L | | | | | nter Register Low | | | | 132 |
| (0x83) | Reserved | - | - | - | - | - | - | - | - | |
| (0x82) | TCCR1C | FOC1A | FOC1B | - | - | - | - | - | - | 131 |
| (0x81) | TCCR1B | ICNC1 | ICES1 | - | WGM13 | WGM12 | CS12 | CS11 | CS10 | 130 |
| (0x80) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | - | - | WGM11 | WGM10 | 128 |
| (0x7F) | DIDR1 | - | - | - | - | - | - | AIN1D | AINOD | 214 |
| (0x7E) | DIDR0 | ADC7D | ADC6D | ADC5D | ADC4D | ADC3D | ADC2D | ADC1D | ADC0D | 232 |



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|---|----------------------|----------------|----------------|---------|------------------|----------------------------|-------------|------------|---------------|-------------|
| (0x7D) | Reserved | - | _ | _ | - | - | _ | - | _ | |
| (0x7C) | ADMUX | REFS1 | REFS0 | ADLAR | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | 228 |
| (0x7B) | ADCSRB | _ | ACME | _ | - | _ | ADTS2 | ADTS1 | ADTS0 | 213, 232 |
| (0x7A) | ADCSRA | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | 230 |
| (0x79) | ADCH | | | | ADC Data Red | gister High byte | | | | 231 |
| (0x78) | ADCL | | | | | gister Low byte | | | | 231 |
| (0x77) | Reserved | - | _ | _ | - | | - | - | - | |
| (0x76) | Reserved | _ | _ | _ | - | _ | _ | _ | _ | |
| (0x75) | Reserved | _ | _ | _ | - | _ | _ | _ | _ | |
| (0x74) | Reserved | _ | _ | _ | - | _ | _ | _ | _ | |
| (0x73) | Reserved | _ | _ | _ | - | _ | _ | _ | _ | |
| (0x72) | Reserved | _ | _ | _ | - | _ | _ | _ | _ | |
| (0x71) | Reserved | _ | _ | _ | - | _ | _ | _ | _ | |
| (0x70) | TIMSK2 | _ | _ | _ | - | _ | _ | OCIE2A | TOIE2 | 156 |
| (0x6F) | TIMSK1 | _ | _ | ICIE1 | - | _ | OCIE1B | OCIE1A | TOIE1 | 133 |
| (0x6E) | TIMSK0 | _ | _ | _ | - | _ | - | OCIE0A | TOIE0 | 104 |
| (0x6D) | Reserved | _ | _ | _ | - | _ | _ | - | _ | |
| (0x6C) | PCMSK1 | PCINT15 | PCINT14 | PCINT13 | PCINT12 | PCINT11 | PCINT10 | PCINT9 | PCINT8 | 63 |
| (0x6B) | PCMSK0 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINT0 | 64 |
| (0x6A) | Reserved | - | - | - | - | - | - | - | - | |
| (0x69) | EICRA | _ | _ | _ | _ | _ | | ISC01 | ISC00 | 62 |
| (0x68) | Reserved | | | _ | _ | | | - | - | 02 |
| (0x67) | Reserved | _ | _ | _ | - | _ | _ | _ | _ | |
| (0x67) (0x66) | OSCCAL | | | _ | Oscillator Calil | pration Register | | _ | _ | 38 |
| (0x66) (0x65) | Reserved | _ | - | _ | | | _ | _ | _ | |
| (0x63) (0x64) | PRR | _ | | | PRLCD | PRTIM1 | PRSPI | PRUSART0 | PRADC | 45 |
| (0x64) (0x63) | Reserved | | | _ | - | - | - | | - | 45 |
| | Reserved | | | _ | | | | | _ | |
| (0x62) | CLKPR | - CLKPCE | | | | CLKPS3 | CLKPS2 | CLKPS1 | - CLKPS0 | 20 |
| (0x61) (0x60) | WDTCR | | | | - WDCE | WDE | WDP2 | WDP1 | WDP0 | 38 54 |
| . , | SREG | - | T | - U | S | V | N N | Z | C | 13 |
| 0x3F (0x5F) | | - | - | H _ | - | - - | | SP9 | SP8 | |
| 0x3E (0x5E) | SPH SPL | | | | | | SP10 SP2 | SP9 SP1 | SP8 SP0 | 15 |
| 0x3D (0x5D) 0x3C (0x5C) | | SP7 | SP6 | SP5 | SP4 | SP3 | 5P2 | 5P1 | 5P0 | 15 |
| · · · · · | Reserved Reserved | | | | 1 | | | | | |
| 0x3B (0x5B) | Reserved | | | | | | | | | |
| 0x3A (0x5A) 0x39 (0x59) | Reserved | | | | | | | | | |
| · · · · · | | | | | 1 | | | | | |
| 0x38 (0x58) | Reserved SPMCSR | CDMIE | DWWCD | _ | DWW/CDF | DIDOCT | DOWDT | DOEDO | CDMEN | 202 |
| 0x37 (0x57) | | SPMIE | RWWSB | _ | RWWSRE | BLBSET | PGWRT | PGERS - | SPMEN | 293 |
| 0x36 (0x56) | Reserved MCUCR | | | _ | | _ | | - IVSEL | IVCE | CO 00 070 |
| 0x35 (0x55) | | JTD | | - | PUD | | | EXTRF | PORF | 60, 88, 278 |
| 0x34 (0x54) | MCUSR | - | - | - | JTRF – | WDRF | BORF | | | 278 |
| 0x33 (0x53) | SMCR | - | | | - | SM2 | SM1 | SM0 | SE – | 45 |
| 0x32 (0x52) | Reserved | | | | - | | | | | 057 |
| 0x31 (0x51) | OCDR | IDRD/OCDR7 | OCDR6 | OCDR5 | OCDR4 | OCDR3 | OCDR2 | OCDR1 | OCDR0 | 257 |
| 0x30 (0x50) | ACSR | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACIS0 | 213 |
| 0x2F (0x4F) | Reserved | - | - | - | - SPI Dot | - Pogister | - | - | - | 407 |
| 0x2E (0x4E) | SPDR | ODIE | MOO | | | a Register | | | CDIOY | 167 |
| 0x2D (0x4D) | SPSR | SPIF | WCOL | - | - | - | - | - | SPI2X | 166 |
| 0x2C (0x4C) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | 165 |
| 0x2B (0x4B) | GPIOR2 | | | | | se I/O Register 2 | | | | 29 |
| 0x2A (0x4A) | GPIOR1 | | | | | se I/O Register 1 | | | | 29 |
| 0x29 (0x49) | Reserved | - | - | - | - | - | - | - | - | |
| 0x28 (0x48) | Reserved | - | - | - | - | | - | - | - | 404 |
| 0x27 (0x47) | OCR0A | | | Tin | | ut Compare Regist | ei A | | | 104 |
| 0x26 (0x46) | TCNT0 | | | | | inter0 (8 Bit) | | | | 104 |
| 0x25 (0x45) | Reserved | - | - | - | - | - | - | - | - | 4 |
| 0x24 (0x44) | TCCR0A | FOC0A | WGM00 | COM0A1 | COM0A0 | WGM01 | CS02 | CS01 | CS00 | 102 |
| 0x23 (0x43) | GTCCR | TSM | _ | - | - | - | - | PSR2 | PSR10 | 137, 157 |
| 0x22 (0x42) | EEARH | - | - | - | - | - | - | - | EEAR8 | 27 |
| 0x21 (0x41) | EEARL | ļ | | | | Register Low Byte | 9 | | | 27 |
| | EEDR | | | | 1 | ata Register | | | | 27 |
| 0x20 (0x40) | | | | | | E E E E E E | | EEWE | EERE | 27 |
| 0x20 (0x40) 0x1F (0x3F) | EECR | - | - | - | - | EERIE | EEMWE | | LLINE | |
| 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) | EECR GPIOR0 | | | - | | EERIE se I/O Register 0 | | | 1 | 29 |
| 0x20 (0x40) 0x1F (0x3F) | EECR | PCIE1 PCIF1 | PCIE0 PCIF0 | - | | | | | INT0 INTF0 | |



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|----------|--------|--------|--------|--------|--------|--------|--------|--------|------|
| 0x1B (0x3B) | Reserved | - | - | - | - | - | - | - | - | |
| 0x1A (0x3A) | Reserved | - | - | - | - | - | - | - | - | |
| 0x19 (0x39) | Reserved | - | - | - | - | - | - | - | - | |
| 0x18 (0x38) | Reserved | - | - | - | - | - | - | - | - | |
| 0x17 (0x37) | TIFR2 | - | - | - | - | - | - | OCF2A | TOV2 | 156 |
| 0x16 (0x36) | TIFR1 | - | - | ICF1 | - | - | OCF1B | OCF1A | TOV1 | 134 |
| 0x15 (0x35) | TIFR0 | - | - | - | - | - | - | OCF0A | TOV0 | 105 |
| 0x14 (0x34) | PORTG | - | - | PORTG5 | PORTG4 | PORTG3 | PORTG2 | PORTG1 | PORTG0 | 90 |
| 0x13 (0x33) | DDRG | - | - | DDG5 | DDG4 | DDG3 | DDG2 | DDG1 | DDG0 | 90 |
| 0x12 (0x32) | PING | - | - | PING5 | PING4 | PING3 | PING2 | PING1 | PING0 | 90 |
| 0x11 (0x31) | PORTF | PORTF7 | PORTF6 | PORTF5 | PORTF4 | PORTF3 | PORTF2 | PORTF1 | PORTF0 | 90 |
| 0x10 (0x30) | DDRF | DDF7 | DDF6 | DDF5 | DDF4 | DDF3 | DDF2 | DDF1 | DDF0 | 90 |
| 0x0F (0x2F) | PINF | PINF7 | PINF6 | PINF5 | PINF4 | PINF3 | PINF2 | PINF1 | PINF0 | 90 |
| 0x0E (0x2E) | PORTE | PORTE7 | PORTE6 | PORTE5 | PORTE4 | PORTE3 | PORTE2 | PORTE1 | PORTE0 | 89 |
| 0x0D (0x2D) | DDRE | DDE7 | DDE6 | DDE5 | DDE4 | DDE3 | DDE2 | DDE1 | DDE0 | 89 |
| 0x0C (0x2C) | PINE | PINE7 | PINE6 | PINE5 | PINE4 | PINE3 | PINE2 | PINE1 | PINE0 | 90 |
| 0x0B (0x2B) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 89 |
| 0x0A (0x2A) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 89 |
| 0x09 (0x29) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 89 |
| 0x08 (0x28) | PORTC | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 89 |
| 0x07 (0x27) | DDRC | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | 89 |
| 0x06 (0x26) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 89 |
| 0x05 (0x25) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 88 |
| 0x04 (0x24) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | 88 |
| 0x03 (0x23) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | 88 |
| 0x02 (0x22) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | 88 |
| 0x01 (0x21) | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DDA2 | DDA1 | DDA0 | 88 |
| 0x00 (0x20) | PINA | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINA0 | 88 |

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

2. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.

- Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega169P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



6. Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|------------------|-------------------|--|--|--------------|---------|
| ARITHMETIC AND L | OGIC INSTRUCTIONS | 6 | | | · |
| ADD | Rd, Rr | Add two Registers | $Rd \leftarrow Rd + Rr$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $Rd \leftarrow Rd + Rr + C$ | Z,C,N,V,H | 1 |
| ADIW | Rdl,K | Add Immediate to Word | $Rdh:Rdl \leftarrow Rdh:Rdl + K$ | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | Rd ← Rd - Rr | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $Rd \leftarrow Rd - K$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $Rd \leftarrow Rd - Rr - C$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $Rd \leftarrow Rd - K - C$ | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | Rdh:Rdl ← Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $Rd \leftarrow Rd \bullet Rr$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $Rd \leftarrow Rd ullet K$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $Rd \leftarrow Rd v Rr$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $Rd \leftarrow Rd \vee K$ | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $Rd \leftarrow Rd \oplus Rr$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $Rd \leftarrow 0xFF - Rd$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | $Rd \leftarrow 0x00 - Rd$ | Z,C,N,V,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | $Rd \leftarrow Rd \vee K$ | Z,N,V | 1 |
| CBR | Rd,K | Clear Bit(s) in Register | $Rd \leftarrow Rd \bullet (0xFF - K)$ | Z,N,V | 1 |
| INC | Rd | Increment | Rd ← Rd + 1 | Z,N,V | 1 |
| DEC | Rd | Decrement | $Rd \leftarrow Rd - 1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $Rd \leftarrow Rd \bullet Rd$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $Rd \leftarrow Rd \oplus Rd$ | Z,N,V | 1 |
| SER | Rd | Set Register | $Rd \leftarrow 0xFF$ | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $R1:R0 \leftarrow (Rd \times Rr) << 1$ | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | $R1:R0 \leftarrow (Rd \times Rr) << 1$ | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $R1:R0 \leftarrow (Rd \times Rr) << 1$ | Z,C | 2 |
| BRANCH INSTRUCT | | | 1 | | |
| RJMP | k | Relative Jump | $PC \leftarrow PC + k + 1$ | None | 2 |
| IJMP | | Indirect Jump to (Z) | $PC \leftarrow Z$ | None | 2 |
| JMP | k | Direct Jump | $PC \leftarrow k$ | None | 3 |
| RCALL | k | Relative Subroutine Call | $PC \leftarrow PC + k + 1$ | None | 3 |
| ICALL | | Indirect Call to (Z) | PC ← Z | None | 3 |
| CALL | k | Direct Subroutine Call | $PC \leftarrow k$ | None | 4 |
| RET | | Subroutine Return | PC ← STACK | None | 4 |
| RETI | | Interrupt Return | PC ← STACK | | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd – Rr | Z, N,V,C,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd – Rr – C | Z, N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd – K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(\text{Rr}(b)=0) \text{ PC} \leftarrow \text{PC} + 2 \text{ or } 3$ | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if $(\text{Rr}(b)=1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3$ | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if $(SREG(s) = 1)$ then $PC \leftarrow PC+k+1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(Z = 1)$ then PC \leftarrow PC + k + 1 if $(Z = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(Z = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCS | k | Branch if Carry Set | if $(C = 1)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if $(C = 0)$ then PC \leftarrow PC + k + 1 if $(C = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if (C = 0) then PC \leftarrow PC + k + 1 if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRLO | k | Branch if Lower | if $(C = 1)$ then PC \leftarrow PC + k + 1 if $(N = 1)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRMI | k | Branch if Minus | if $(N = 1)$ then PC \leftarrow PC + k + 1 if $(N = 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRPL | k | Branch if Plus Prapab if Creater or Equal Signed | if $(N = 0)$ then PC \leftarrow PC + k + 1 if $(N \oplus V/= 0)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(N \oplus V=0)$ then PC \leftarrow PC + k + 1 if $(N \oplus V=1)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| | k | Branch if Less Than Zero, Signed | if $(N \oplus V= 1)$ then PC \leftarrow PC + k + 1 if $(H = 1)$ then PC \leftarrow PC + k + 1 | None None | 1/2 |
| BRLT | k | | | | 1/Z |
| BRHS | k | Branch if Half Carry Flag Set | | | |
| BRHS BRHC | k | Branch if Half Carry Flag Cleared | if (H = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRHS | | | | | |



| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|--|--|---|--|---|---|
| BRVC | k | Branch if Overflow Flag is Cleared | if (V = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if $(I = 1)$ then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if (I = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BIT AND BIT-TEST | | | | News | 0 |
| SBI CBI | P,b P,b | Set Bit in I/O Register | $\frac{I/O(P,b) \leftarrow 1}{I/O(P,b) \leftarrow 0}$ | None None | 2 |
| LSL | P,b Rd | Clear Bit in I/O Register Logical Shift Left | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ | Z,C,N,V | 1 |
| LSR | Rd | Logical Shift Right | $Rd(n) \leftarrow Rd(n+1), Rd(n) \leftarrow 0$ $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $Rd(0) \leftarrow Rd(0+1), Rd(7) \leftarrow 0$ $Rd(0) \leftarrow C, Rd(0+1) \leftarrow Rd(0), C \leftarrow Rd(7)$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $Rd(n) \leftarrow Rd(n+1), n=06$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | Rd(30)←Rd(74),Rd(74)←Rd(30) | None | 1 |
| BSET | s | Flag Set | SREG(s) \leftarrow 1 | SREG(s) | 1 |
| BCLR | s | Flag Clear | $SREG(s) \leftarrow 0$ | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to T | $T \leftarrow Rr(b)$ | Т | 1 |
| BLD | Rd, b | Bit load from T to Register | $Rd(b) \leftarrow T$ | None | 1 |
| SEC | | Set Carry | C ← 1 | С | 1 |
| CLC | | Clear Carry | C ← 0 | С | 1 |
| SEN | | Set Negative Flag | N ← 1 | Ν | 1 |
| CLN | 1 | Clear Negative Flag | N ← 0 | N | 1 |
| SEZ | 1 | Set Zero Flag | Z ← 1 | Z | 1 |
| CLZ | 1 | Clear Zero Flag | Z ← 0 | Z | 1 |
| SEI | | Global Interrupt Enable | ← 1 | 1 | 1 |
| CLI | | Global Interrupt Disable | I ← 0 | 1 | 1 |
| SES | | Set Signed Test Flag | S ← 1 | S | 1 |
| CLS | | Clear Signed Test Flag | S ← 0 | S | 1 |
| SEV | | Set Twos Complement Overflow. | V ← 1 | V | 1 |
| CLV | | Clear Twos Complement Overflow | $V \leftarrow 0$ | V | 1 |
| SET | | Set T in SREG | T ← 1 | Т | 1 |
| CLT | | Clear T in SREG | $T \leftarrow 0$ | Т | 1 |
| SEH | | Set Half Carry Flag in SREG | H ← 1 | н | 1 |
| CLH | | Clear Half Carry Flag in SREG | H ← 0 | Н | 1 |
| DATA TRANSFER | INSTRUCTIONS | | | | |
| MOV | Rd, Rr | Move Between Registers | Rd ← Rr | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | $Rd+1:Rd \leftarrow Rr+1:Rr$ | None | 1 |
| LDI | Rd, K | Load Immediate | $Rd \leftarrow K$ | None | 1 |
| LD | Rd, X | Load Indirect | $Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-Inc. | $Rd \leftarrow (X), X \leftarrow X + 1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $X \leftarrow X - 1, Rd \leftarrow (X)$ | None | 2 |
| | | | Dil (10) | | |
| LD | Rd, Y | Load Indirect | $Rd \leftarrow (Y)$ | None | 2 |
| LD | Rd, Y+ | Load Indirect Load Indirect and Post-Inc. | $Rd \leftarrow (Y), Y \leftarrow Y + 1$ | None None | 2 |
| LD LD | Rd, Y+ Rd, - Y | | $\begin{aligned} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \end{aligned}$ | | 2 2 |
| LD LD LDD | Rd, Y+ Rd, - Y Rd,Y+q | Load Indirect and Post-Inc. | $Rd \leftarrow (Y), Y \leftarrow Y + 1$ | None | 2 |
| LD LD LDD LD | Rd, Y+ Rd, - Y Rd,Y+q Rd, Z | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Y + q) \\ \\ \\ Rd \leftarrow (Z) \end{array}$ | None None | 2 2 2 2 2 |
| LD LD LDD LD LD | Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect and Post-Inc. | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), Z \leftarrow Z + 1 \end{array}$ | None None None None None | 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD | Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Z) \\ \\ \\ Rd \leftarrow (Z) \\ \\ \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \\ \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \end{array}$ | None None None None None None | 2 2 2 2 2 2 2 2 2 |
| LD LDD LDD LD LD LD LD | Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ & Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ & Rd \leftarrow (Z + q) \end{array}$ | None None None None None None None | 2 2 2 2 2 2 2 2 2 2 2 |
| LD LDD LDD LD LD LD LDD LDS | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Z) \\ \\ \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ \\ \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ \\ \\ \\ \\ Rd \leftarrow (Z + q) \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$ | None None None None None None None None None | 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LDD LDD LD LD LD LDD LDS ST | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, K X, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \end{array}$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LDD LDD LD LD LD LDD LDS ST ST | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, K X, Rr X+, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Y + q) \\ \\ Rd \leftarrow (Z) \\ \\ \\ Rd \leftarrow (Z + q) \\ \\ \\ \\ \\ Rd \leftarrow (k) \\ \\ \\ \\ \\ \\ (X) \leftarrow Rr \\ \\ \\ \\ (X) \leftarrow Rr, X \leftarrow X + 1 \end{array}$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LDD LDD LD LD LD LDD LDS ST ST ST | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, K X, Rr X+, Rr - X, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ \\ Rd \leftarrow (Y + q) \\ \\ Rd \leftarrow (Z) \\ \\ \\ Rd \leftarrow (Z + q) \\ \\ \\ \\ Rd \leftarrow (K) \\ \\ \\ \\ \\ (X) \leftarrow Rr \\ \\ \\ \\ (X) \leftarrow Rr \\ \\ \\ \\ \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ \end{array}$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LDD LDD LD LD LD LDD LDS ST ST ST ST ST | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, K X, Rr X+, Rr -X, Rr Y, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ \hline Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z+1 \\ \hline Z \leftarrow Z-1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z+q) \\ \hline Rd \leftarrow (k) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr, X \leftarrow X+1 \\ \hline X \leftarrow X-1, (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \end{array}$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LDD LDD LD LD LD LDD LDS ST ST ST ST ST ST ST | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc. | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ \hline Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z+1 \\ \hline Z \leftarrow Z-1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z+q) \\ \hline Rd \leftarrow (k) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr, X \leftarrow X+1 \\ \hline X \leftarrow X-1, (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Y) \leftarrow Rr, Y \leftarrow Y+1 \\ \hline \end{array}$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LDS ST ST ST ST ST ST ST | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Y+, Rr -Y, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ \hline Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z), Z \leftarrow Z+1 \\ \hline Z \leftarrow Z-1, Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z+q) \\ \hline Rd \leftarrow (k) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \hline (Y) \leftarrow Rr \\ \hline (Y) \hline $ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LD LDD LDS ST ST ST ST ST ST ST ST ST S | Rd, Y+ Rd, - Y Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, R, Z+ X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+, Rr -Y, Rr Y+, Rr Y+, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect with Displacement | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z + q) \\ Rd \leftarrow (X) \\ Rd \leftarrow (K) \\ X \land K, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ Y \leftarrow Y - Rr \\ Y \leftarrow Rr \\ Y \leftarrow Rr \\ Rr \\ Y \leftarrow Rr \\ Rr \\ Y \leftarrow Rr \\ Rr \\ Rr \\ Y \leftarrow Rr \\ Rr \\ Rr \\ Y \leftarrow Rr \\ Rr \\ Rr \\ Rr \\ Y \leftarrow Rr \\ R \\ Rr \\ R \\ Rr \\$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LDD LDD ST ST ST ST ST ST ST ST ST ST | Rd, Y+ Rd, - Y Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect with Displacement | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z, Z \leftarrow Z + 1) \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ Kd \leftarrow (k) \\ (X) \leftarrow Rr \\ Kd \leftarrow Kr \\ Kd \leftarrow Kd \\ Kd \\ Kd \leftarrow Kd \\ Kd \leftarrow Kd \\ Kd \leftarrow Kd \\ Kd \leftarrow Kd \\ Kd \\ Kd \leftarrow Kd \\ Kd \\ Kd \\ Kd \\$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LDD LDS ST ST ST ST ST ST ST ST ST S | Rd, Y+ Rd, - Y Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Y+q,Rr Z, Rr Z+, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z, Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ X \leftarrow X - I, Rf \\ X \leftarrow X - I, X \leftarrow X + 1 \\ X \leftarrow X - I, X \leftarrow X + 1 \\ X \leftarrow X - I, X \leftarrow Rr \\ (Y) \leftarrow Rr \\ Y \leftarrow Rr \\ Y \leftarrow Y - I, Y \leftarrow Y + 1 \\ Y \leftarrow Y - I, Y \leftarrow Y + 1 \\ Y \leftarrow Y - I, Y \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ Z \leftarrow Rr \\ Z \leftarrow Rr \\ Z \leftarrow Z + 1 \\ \end{array}$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LDS ST ST ST ST ST ST ST ST ST S | Rd, Y+ Rd, - Y Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+, Rr -Y, Rr Z, Rr Z, Rr -Z, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (k) \\ (X) \leftarrow Rr \\ X \leftarrow X - 1, X \leftarrow X + 1 \\ X \leftarrow X - 1, X \leftarrow X + 1 \\ X \leftarrow X - 1, X \leftarrow Rr \\ (Y) \leftarrow Rr \\ Y \leftarrow Y - 1, Y \leftarrow Rr \\ Y \leftarrow Y - Rr \\ Y \leftarrow Rr \\ Y \leftarrow Y - Rr \\ Y \leftarrow Y - Rr \\ Z \leftarrow Rr \\ Z \leftarrow Rr \\ Z \leftarrow Z - I, Z \leftarrow Rr \\ Rr \\ Z \leftarrow Z - I, Z \leftarrow Rr \\ Rr \\ Z \leftarrow Rr \\ Rr \\ Z \leftarrow Rr \\ Rr \\ Rr \\ Z \leftarrow Rr \\ Rr $ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LDD LDD LDS ST ST ST ST ST ST ST ST ST S | Rd, Y+ Rd, - Y Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, R, Z+ Rd, R, Z+ Rd, R, Z+ Rd, R, R X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z, Rr Z+, Rr -Z, Rr Z+q, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect with Displacement | $\begin{array}{c} Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ & Rd \leftarrow (Y) \\ & Rd \leftarrow (Y + q) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z) \\ & Rd \leftarrow (Z + q) \\ & Rd \leftarrow (k) \\ & (X) \leftarrow Rr \\ & (X) \leftarrow Rr \\ & (X) \leftarrow Rr, X \leftarrow X + 1 \\ & X \leftarrow X - 1, (X) \leftarrow Rr \\ & (Y) \leftarrow Rr \\ & (Y + q) \leftarrow Rr \\ & (Y + q) \leftarrow Rr \\ & (Z) \leftarrow Rr \\ & (Z + q) \leftarrow Rr \end{array}$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LDS ST ST ST ST ST ST ST ST ST S | Rd, Y+ Rd, - Y Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+, Rr -Y, Rr Z, Rr Z, Rr -Z, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect on Store Indirect to SRAM | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ \hline Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z+q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z+q) \leftarrow Rr \\ \hline (K) \leftarrow Rr \\ \hline (K) \leftarrow Rr \\ \hline \end{array}$ | None | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LDS ST ST ST ST ST ST ST ST ST S | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+, Rr - Y, Rr Z, Rr Z, Rr Z+, Rr -Z, Rr K, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect to SRAM Load Program Memory | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ \hline Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (X) \\ \hline Rd \leftarrow (X) \\ \hline Rd \leftarrow (R) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \hline (Z) \\ \hline \end{array}$ | None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td> | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LDS ST ST ST ST ST ST ST ST ST S | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr -Z, Rr Z+q, Rr k, Rr Rd, Z | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect to SRAM Load Program Memory Load Program Memory | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ \hline Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z+q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \hline Rd \leftarrow (Z) \\ \hline \end{array}$ | None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td> | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD ST ST | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+, Rr - Y, Rr Z, Rr Z, Rr Z+, Rr -Z, Rr K, Rr | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect to SRAM Load Program Memory Load Program Memory Load Program Memory Load Program Memory and Post-Inc | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ \hline Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (X) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \hline Rd \leftarrow (Z) \\ \hline Rd \hline (Z) \\ \hline (Z) \hline Rd \hline (Z) \\ \hline (Z) \hline $ | None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td> | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |
| LD LD LDD LD LD LD LDS ST ST ST ST ST ST ST ST ST S | Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, Z+ Rd, K X, Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr -Z, Rr Z+q, Rr k, Rr Rd, Z | Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect to SRAM Load Program Memory Load Program Memory | $\begin{array}{c c} Rd \leftarrow (Y), Y \leftarrow Y+1 \\ \hline Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ \hline Rd \leftarrow (Z) \\ \hline Rd \leftarrow (Z+q) \\ \hline Rd \leftarrow (K) \\ \hline (X) \leftarrow Rr \\ \hline (X) \leftarrow Rr \\ \hline (Y) \leftarrow Rr \\ \hline (Z) \hline Rd \leftarrow (Z) \\ \hline \end{array}$ | None None </td <td>2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td> | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |



| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|-----------------|-----------|-------------------------|--|-------|---------|
| PUSH | Rr | Push Register on Stack | $STACK \leftarrow Rr$ | None | 2 |
| POP | Rd | Pop Register from Stack | $Rd \leftarrow STACK$ | None | 2 |
| MCU CONTROL INS | TRUCTIONS | | | | |
| NOP | | No Operation | | None | 1 |
| SLEEP | | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR | | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |
| BREAK | | Break | For On-chip Debug Only | None | N/A |



7. Ordering Information

| Speed (MHz) ⁽³⁾ | Power Supply | Ordering Code | Package ⁽¹⁾⁽²⁾ | Operation Range |
|----------------------------|--------------|------------------|---------------------------|-------------------------------|
| | | ATmega169PV-8AU | 64A | Industrial |
| 8 | 1.8V - 5.5V | ATmega169PV-8MU | 64M1 | (-40°C to 85°C) |
| | | ATmega169PV-8MCH | 64MC | (10 0 10 00 0) |
| | | ATmega169P-16AU | 64A | la ductria l |
| 16 | 2.7V - 5.5V | ATmega169P-16MU | 64M1 | Industrial (-40°C to 85°C) |
| | | ATmega169P-16MCH | 64MC | |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


3. For Speed vs. $V_{CC}\!,$ see Figure 28-1 on page 331 and Figure 28-2 on page 332.

| | Package Type |
|------|---|
| 64A | 64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M1 | 64-pad, 9 x 9 x 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |
| 64MC | 64-lead (2-row Staggered), 7 x 7 x 1.0 mm body, 4.0 x 4.0 mm Exposed Pad, Quad Flat No-Lead Package (QFN) |




8. Packaging Information

8.1 64A






8.2 64M1





8.3 64MC





9. Errata

9.1 ATmega169P Rev. G

No known errata.

9.2 ATmega169P Rev. A to F

Not sampled.



10. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

10.1 Rev. 8018P 08/10

- 1. Status changed to active
- 2. EEPROM minimum wait delay, Table 27-15 on page 312, has been changed from 9.0 ms to 3.6 ms
- 3. Datasheet layout and technical terminology updated
- 10.2 Rev. 8018O 10/09
 - 1. Changed datasheet status to "Mature"
 - 2. Added Capacitance for Low-frequency Crystal Oscillator, Table 8-5 on page 33.
- 10.3 Rev. 8018N 08/09
 - 1. Updated "Ordering Information" on page 17, MCU replaced by MCH.

10.4 Rev. 8018M 07/09

1. Updated the last page with new Atmel's addresses.

10.5 Rev. L 08/08

- 1. Updated package information in "Features" on page 1.
- 2. Added "Pinout DRQFN" on page 3:
 - The Staggered QFN is named Dual Row QFN (DRQFN).

10.6 Rev. K 06/08

- 1. Updated package information in "Features" on page 1.
- 2. Removed "Disclaimer" from section "Pin Configurations" on page 2
- 3. Added "64MC (DRQFN) Pinout ATmega169P" on page 3
- 4. Added "Data Retention" on page 9.
- 5. Updated "Stack Pointer" on page 13.
- 6. Updated "Low-frequency Crystal Oscillator" on page 34.
- 7. Updated "USART Register Description" on page 194, register descriptions and tables.
- 8. Updated "UCSRnB USART Control and Status Register n B" on page 195.
- 9. Updated V_{IL2} in "DC Characteristics" on page 329, by removing 0.2V_{cc} from the table.



- 10. Replaced Figure 29-36 on page 357 by a correct one.
- 11. Updated "Ordering Information" on page 17.
- 12. Added "64MC" on page 20 package to "Packaging Information" on page 18.

10.7 Rev. J 08/07

- 1. Updated "Features" on page 1.
- 2. Added "Minimizing Power Consumption" on page 237 in the LCD section.
- 3. Updated "System and Reset Characteristics" on page 333.

10.8 Rev. I 11/06

- 1. Updated "Low-frequency Crystal Oscillator" on page 34.
- 2. Updated Table 8-8 on page 35, Table 8-9 on page 35, Table 8-10 on page 35, Table 28-7 on page 336.
- 3. Updated note in Table 28-7 on page 336.

10.9 Rev. H 09/06

- 1. All characterization data moved to "Electrical Characteristics" on page 329.
- 2. Updated "Calibrated Internal RC Oscillator" on page 32.
- 3. Updated "System Control and Reset" on page 47.
- 4. Added note to Table 27-16 on page 314.
- 5. Updated "LCD Controller Characteristics" on page 337.

10.10 Rev. G 08/06

1. Updated "LCD Controller Characteristics" on page 337.

10.11 Rev. F 08/06

- 1. Updated "DC Characteristics" on page 329.
- 2. Updated Table 13-19 on page 84.

10.12 Rev. E 08/06

- 1. Updated "Low-frequency Crystal Oscillator" on page 34.
- 2. Updated "Device Identification Register" on page 260.
- 3. Updated "Signature Bytes" on page 299.
- 4. Added Table 27-6 on page 299.

10.13 Rev. D 07/06

- 1. Updated "Register Description for I/O-Ports" on page 88.
- 2. Updated "Fast PWM Mode" on page 97.
- 3. Updated "Fast PWM Mode" on page 120.
- 4. Updated Table 14-2 on page 102, Table 14-4 on page 103, Table 15-3 on page 129, Table 15-4 on page 130, Table 17-2 on page 153 and Table 17-4 on page 154.
- 5 Updated "UCSRnC USART Control and Status Register n C" on page 196.
- 6. Updated Features in "USI Universal Serial Interface" on page 199.
- 7. Added "Clock speed considerations." on page 206.
- 8. Updated Features in "LCD Controller" on page 234.
- 9. Updated "Register Summary" on page 10.

10.14 Rev. C 06/06

- 1. Updated typos.
- 2. Updated "Calibrated Internal RC Oscillator" on page 32.
- 3. Updated "OSCCAL Oscillator Calibration Register" on page 38.
- 4. Added Table 28-2 on page 332.

10.15 Rev. B 04/06

1. Updated "Calibrated Internal RC Oscillator" on page 32.

10.16 Rev. A 03/06

1. Initial revision.





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2010 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, AVR[®], AVR[®] logo, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Windows[®] and others are registered trademarks or trademarks of Microsoft[®] Corporation in the US and/or other countries. Other terms and product names may be trademarks of others.