



PJL9830A

60V Dual N-Channel Enhancement Mode MOSFET

Voltage	60 V	Current	4.8 A
----------------	-------------	----------------	--------------


Features

- $R_{DS(ON)}, V_{GS}@10V, I_D@4.8A < 50m\Omega$
- $R_{DS(ON)}, V_{GS}@4.5V, I_D@2.4A < 60m\Omega$
- High switching speed
- Improved dv/dt capability
- Low reverse transfer capacitance
- Lead free in compliance with EU RoHS 2011/65/EU directive.
- Green molding compound as per IEC61249 Std. (Halogen Free)

Mechanical Data

- Case: SOP-8 package
- Terminals: Solderable per MIL-STD-750, Method 2026
- Approx. Weight: 0.0029 ounces, 0.083 grams
- Marking: L9830A

SOP-8



Maximum Ratings and Thermal Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

PARAMETER		SYMBOL	LIMIT	UNITS
Drain-Source Voltage		V_{DS}	60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	4.8	A
	$T_A=70^\circ\text{C}$		3.8	
Pulsed Drain Current ^(Note 1)		I_{DM}	19.2	A
Power Dissipation	$T_A=25^\circ\text{C}$	P_D	2.5	W
	$T_A=70^\circ\text{C}$		1.6	
Single Pulse Avalanche Energy ^(Note 5)		E_{AS}	11	mJ
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55~150	$^\circ\text{C}$
Typical Thermal resistance		$R_{\theta JA}$	50	$^\circ\text{C/W}$
- Junction to Ambient, $t \leq 10s$ ^(Note 6)				



PJL9830A

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	60	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	1.77	2.5	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=4.8A$	-	37	50	m Ω
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=4.5V, I_D=2.4A$	-	42	60	m Ω
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=60V, V_{GS}=0V$	-	-	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
Dynamic (Note 7)						
Total Gate Charge	Q_g	$V_{DS}=30V, I_D=4A,$ $V_{GS}=10V$ (Note 1,2)	-	14	-	nC
Gate-Source Charge	Q_{gs}		-	2.9	-	
Gate-Drain Charge	Q_{gd}		-	2.3	-	
Input Capacitance	C_{iss}	$V_{DS}=15V, V_{GS}=0V,$ $f=1.0\text{MHz}$	-	815	-	pF
Output Capacitance	C_{oss}		-	379	-	
Reverse Transfer Capacitance	C_{rss}		-	110	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD}=30V, I_D=1A,$ $V_{GS}=10V, R_G=3.3\Omega$ (Note 1,2)	-	3.9	-	ns
Turn-On Rise Time	t_r		-	13	-	
Turn-Off Delay Time	$t_{d(off)}$		-	23	-	
Turn-Off Fall Time	t_f		-	6.7	-	
Drain-Source Diode						
Maximum Continuous Drain-Source Diode Forward Current	I_S	---	-	-	4.8	A
Diode Forward Voltage	V_{SD}	$I_S=1.0A, V_{GS}=0V$	-	0.73	1.0	V

NOTES :

1. Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$
2. Essentially independent of operating temperature typical characteristics.
3. The maximum current rating is package limited.
4. Repetitive rating, pulse width limited by junction temperature $T_J(\text{MAX})=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J = 25^\circ\text{C}$.
5. The test condition is $L=0.1\text{mH}, I_{AS}=15A, V_{DD}=25V, V_{GS}=10V$
6. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch² with 2oz.square pad of copper.
7. Guaranteed by design, not subject to production testing.



PJL9830A

TYPICAL CHARACTERISTIC CURVES




Fig.1 On-Region Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current




Fig.4 On-Resistance vs. Junction temperature




Fig.5 On-Resistance Variation with VGS.




Fig.6 Body Diode Characteristics



PJL9830A

TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage Variation vs. Temperature




Fig.9 Threshold Voltage Variation with Temperature.




Fig.10 Capacitance vs. Drain-Source Voltage.




Fig.11 Maximum Safe Operating Area



PJL9830A

TYPICAL CHARACTERISTIC CURVES




Fig.12 Normalized Transient Thermal Impedance vs. Pulse Width





PJL9830A

PART NO PACKING CODE VERSION

Part No Packing Code	Package Type	Packing type	Marking	Version
PJL9830A_R2_00001	SOP-8	2.5K pcs / 13" reel	L9830A	Halogen free

Packaging Information & Mounting Pad Layout





PJL9830A

Disclaimer

- Reproducing and modifying information of the document is prohibited without permission from Panjit International Inc..
- Panjit International Inc. reserves the rights to make changes of the content herein the document anytime without notification. Please refer to our website for the latest document.
- Panjit International Inc. disclaims any and all liability arising out of the application or use of any product including damages incidentally and consequentially occurred.
- Panjit International Inc. does not assume any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.
- Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. Panjit International Inc. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
- The products shown herein are not designed and authorized for equipments requiring high level of reliability or relating to human life and for any applications concerning life-saving or life-sustaining, such as medical instruments, transportation equipment, aerospace machinery et cetera. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Panjit International Inc. for any damages resulting from such improper use or sale.
- Since Panjit uses lot number as the tracking base, please provide the lot number for tracking when complaining.