

# 4-Mbit (128 K × 32) Pipelined Sync SRAM

#### **Features**

- Registered inputs and outputs for pipelined operation
- 128 K × 32 common I/O architecture
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V/3.3 V I/O power supply (V<sub>DDO</sub>)
- Fast clock-to-output times
  □ 2.6 ns (for 250-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Available in lead-free 100-pin TQFP package, Pb-free and non Pb-free 119-ball BGA package
- "ZZ" sleep mode option

### **Functional Description**


The CY7C1339G <sup>[1]</sup> SRAM integrates 128 K × 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip\_enable ( $\overline{\text{CE}}_1$ ), depth-expansion chip enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ ), burst control inputs (ADSC, ADSP, and ADV), write enables ( $\overline{\text{BW}}_{[A:D]}$ , and  $\overline{\text{BWE}}$ ), and global write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the output enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1339G operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

## Logic Block Diagram



#### Note

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.



## Contents

Selection Guide	3
Pin Configurations	
Pin Definitions	4
Functional Overview	5
Single Read Accesses	5
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	6
Burst Sequences	6
Sleep Mode	6
Interleaved Burst Address Table	
(MODE = Floating or VDD)	6
Linear Burst Address Table (MODE = GND)	
ZZ Mode Electrical Characteristics	6
Truth Table	7
Partial Truth Table for Read/Write	8
Maximum Ratings	9
Operating Range	

Electrical Characteristics	9
Capacitance	10
Thermal Resistance	
AC Test Loads and Waveforms	11
Switching Characteristics	
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	20
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	22




## **Selection Guide**

Description	250 MHz	200 MHz	166 MHz	133 MHz	Unit
Maximum access time	2.6	2.8	3.5	4.0	ns
Maximum operating current	325	265	240	225	mA
Maximum CMOS standby current	40	40	40	40	mA

## **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) Pinout





## Pin Configurations (continued)

Figure 2. 119-ball BGA (14 × 22 × 2.4 mm) Pinout

	1	2	3	4	5	6	7
Α	$V_{DDQ}$	Α	Α	ADSP	Α	Α	$V_{DDQ}$
В	NC/288M	CE <sub>2</sub>	Α	ADSC	Α	NC/9M	NC/576M
С	NC/144M	Α	Α	$V_{DD}$	Α	Α	NC/1G
D	$DQ_C$	NC	$V_{SS}$	NC	$V_{SS}$	NC	$DQ_B$
Е	$DQ_C$	$DQ_C$	$V_{SS}$	CE <sub>1</sub>	$V_{SS}$	DQ <sub>B</sub>	DQ <sub>B</sub>
F	$V_{\mathrm{DDQ}}$	$DQ_C$	$V_{SS}$	OE	$V_{SS}$	DQ <sub>B</sub>	$V_{\mathrm{DDQ}}$
G	$DQ_C$	$DQ_C$	$\overline{BW}_c$	ADV	$\overline{BW}_B$	DQ <sub>B</sub>	DQ <sub>B</sub>
Н	$DQ_C$	$DQ_C$	$V_{SS}$	GW	$V_{SS}$	$DQ_B$	DQ <sub>B</sub>
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{\mathrm{DDQ}}$
K	$DQ_D$	$DQ_D$	$V_{SS}$	CLK	$V_{SS}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$\overline{BW}_D$	NC	$\overline{BW}_A$	$DQ_A$	$DQ_A$
M	$V_{DDQ}$	$DQ_D$	$V_{SS}$	BWE	$V_{SS}$	DQ <sub>A</sub>	$V_{\mathrm{DDQ}}$
N	$DQ_D$	$DQ_D$	$V_{SS}$	A1	$V_{SS}$	$DQ_A$	$DQ_A$
Р	$DQ_D$	NC	$V_{SS}$	A0	$V_{SS}$	NC	DQ <sub>A</sub>
R	NC	Α	MODE	$V_{DD}$	NC	Α	NC
T	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	$V_{DDQ}$	NC	NC	NC	NC	NC	$V_{DDQ}$

## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. A1, A0 are fed to the two-bit counter.
$\overline{BW}_A, \overline{BW}_B, \overline{BW}_C, \overline{BW}_D$	Input- synchronous	<b>Byte write select inputs, active LOW</b> . Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW <u>on the rising edge</u> of CLK, a global write is conducted (all bytes are written, regardless of the values on $BW_{[A:D]}$ and $BWE$ ).
BWE	Input- synchronous	<b>Byte write enable input, active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- clock	<b>Clock input</b> . <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select/deselect the device. ADSP is ignored if CE <sub>1</sub> is HIGH. CE <sub>1</sub> is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select/deselect the device. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded. Not connected for BGA. Where referenced, $\overline{\text{CE}}_3$ is assumed active throughout this document for BGA.
ŌĒ	Input- asynchronous	Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.

Document Number: 38-05520 Rev. \*J Page 4 of 22



#### Pin Definitions (continued)

Name	I/O	Description
ADSP	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1, A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1, A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- asynchronous	<b>ZZ</b> "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs are placed in a tri-state condition.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
$V_{SS}$	Ground	Ground for the core of the device.
$V_{\rm DDQ}$	I/O power supply	Power supply for the I/O circuitry.
$V_{SSQ}$	I/O ground	Ground for the I/O circuitry.
MODE	Input- static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.
NC, NC/9M, NC/18M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	<b>No Connects</b> . Not internally connected to the die. NC/9M, NC/18M, NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins are not internally connected to the die.

### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 2.6 ns (250-MHz device).

The CY7C1339G supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (BWE) and byte write select (BW<sub>[A:D]</sub>) inputs. A global write enable (GW) overrides all byte write inputs and writes data to all

four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects ( $CE_1$ ,  $CE_2$ ,  $CE_3$ ) and an asynchronous output enable ( $\overline{OE}$ ) provide for easy bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active, and (3) the write signals (GW, BWE) are all deserted HIGH. ADSP is ignored if CE<sub>1</sub> is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the address register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 2.6 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal.

Document Number: 38-05520 Rev. \*J Page 5 of 22



Consecutive single read cycles are supported. Once the <u>SRAM</u> is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

## Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The Write signals (GW, BWE, and BW<sub>[A:D]</sub>) and ADV inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ -triggered write accesses require two clock cycles to complete. If  $\overline{\text{GW}}$  is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If  $\overline{\text{GW}}$  is HIGH, then the write operation is controlled by  $\overline{\text{BWE}}$  and  $\overline{\text{BW}}_{[A:D]}$  signals. The CY7C1339G provides byte write capability that is described in the Write Cycle Descriptions table. Asserting the byte write enable input (BWE) with the selected byte write ( $\overline{\text{BW}}_{[A:D]}$ ) input, will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because the CY7C1339G is a common I/O device, the output enable (OE) must be deserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a write cycle is detected, regardless of the state of OE.

## Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted HIGH, (3)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (4) the appropriate combination of the write inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_{[A:D]}$ ) are asserted active to conduct a write to the desired byte(s). ADSC-triggered write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1339G is a common I/O device, the output enable  $(\overline{OE})$  must be deserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a

safety precaution, DQs are automatically tri-state<u>d</u> whenever a Write cycle is detected, regardless of the state of OE.

#### **Burst Sequences**

The CY7C1339G provides a two-bit wraparound counter, fed by A1, A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	=	40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to snooze current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit snooze current	This parameter is sampled	0	_	ns

Document Number: 38-05520 Rev. \*J Page 6 of 22



## **Truth Table**

The truth table for CY7C1339G follows.  $\left[2,\,3,\,4,\,5,\,6,\,7\right]$ 

Operation	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect cycle, power-down	None	Н	Х	Χ	L	Х	L	Χ	Х	Χ	L–H	Tri-state
Deselect cycle, power-down	None	L	L	Χ	L	L	Χ	Χ	Х	Χ	L–H	Tri-state
Deselect cycle, power-down	None	┙	Х	Ι	L	L	X	Χ	Х	Χ	H	Tri-state
Deselect cycle, power-down	None	┙	L	Χ	L	Η	L	Χ	Х	Χ	H	Tri-state
Deselect cycle, power-down	None	┙	Х	Ι	L	Η	L	Χ	Х	Χ	H	Tri-state
Snooze mode, power-down	None	Χ	Х	Χ	Н	X	X	Χ	Х	Χ	Χ	Tri-state
READ cycle, begin burst	External	L	Н	L	L	L	Х	Χ	Х	L	L–H	Q
READ cycle, begin burst	External	L	Н	L	L	L	Х	Χ	Х	Н	L–H	Tri-state
WRITE cycle, begin burst	External	L	Н	L	L	Н	L	Χ	L	Χ	L–H	D
READ cycle, begin burst	External	L	Н	L	L	Н	L	Χ	Н	L	L–H	Q
READ cycle, begin burst	External	L	Н	L	L	Н	L	Χ	Н	Н	L–H	Tri-state
READ cycle, continue burst	Next	Х	Х	Χ	L	Н	Н	L	Н	L	L–H	Q
READ cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-state
READ cycle, continue burst	Next	Н	Х	Χ	L	Х	Н	L	Н	L	L–H	Q
READ cycle, continue burst	Next	Н	Х	Χ	L	X	Н	L	Н	Н	L–H	Tri-state
WRITE cycle, continue burst	Next	Χ	Х	Χ	L	Η	Η	L	L	Χ	Ŧ	D
WRITE cycle, continue burst	Next	Ι	Х	Χ	L	X	Η	L	L	Χ	H	D
READ cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
READ cycle, suspend burst	Current	Х	Х	Χ	L	Н	Н	Н	Н	Н	L–H	Tri-state
READ cycle, suspend burst	Current	Н	Х	Χ	L	X	Н	Н	Н	L	L–H	Q
READ cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-state
WRITE cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
WRITE cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L–H	D

#### Notes

Document Number: 38-05520 Rev. \*J Page 7 of 22

X = "Don't Care." H = Logic HIGH, L = Logic LOW.

WRITE = L when any one or more byte write enable signals (\overline{BW}\_A, \overline{BW}\_B, \overline{BW}\_D) and \overline{BW}\_E = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_B, \overline{BW}\_D), \overline{BW}\_B = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_B, \overline{BW}\_D), \overline{BW}\_B = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_B, \overline{BW}\_D), \overline{BW}\_B = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_A, \overline{BW}\_B, \overline{BW}\_D) and \overline{BW}\_E = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_A, \overline{BW}\_A) \overline{BW}\_B = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_A, \overline{BW}\_A, \overline{BW}\_B, \overline{BW}\_D) and \overline{BW}\_E = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_A) \overline{BW}\_A \overline{BW}\_B = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_A, \overline{BW}\_B, \overline{BW}\_D) and \overline{BW}\_E = L or \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_A) \overline{BW}\_A \overline{BW}\_A \overline{BW}\_A = Lor \overline{GW} = L. \overline{WRITE} = H when all byte write enable signals (\overline{BW}\_A, \overline{BW}\_A, \overline{BW}\_A, \overline{BW}\_A = Lor \overline{GW} = Lor \over

<sup>7.</sup>  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked inte<u>mally</u> during write cycles. During a read cycle all data bits are tri-state when  $\overline{OE}$  is inactive or when the device is deselected, and all data bits behave as output when  $\overline{OE}$  is active (LOW).



## **Partial Truth Table for Read/Write**

The partial truth table for Read/Write for CY7C1339G follows.  $\cite{B}$ ,  $\cite{B}$ ,  $\cite{B}$ 

Function	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – DQ <sub>A</sub>	Н	L	Н	Н	Н	L
Write byte B – DQ <sub>B</sub>	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C– DQ <sub>C</sub>	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D– DQ <sub>D</sub>	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

Page 8 of 22 Document Number: 38-05520 Rev. \*J

X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write will be done based on which byte write is active.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to +150 °C

Ambient temperature with

Supply voltage on  $V_{DD}$  relative to GND ......-0.5 V to +4.6 V

Supply voltage on  $V_{DDQ}$  relative to GND ...... -0.5~V to  $+V_{DD}$ 

DC voltage applied to outputs

in tri-state ......-0.5 V to V<sub>DDQ</sub> + 0.5 V

DC input voltage .....-0.5 V to  $V_{DD}$  + 0.5 V

Current into outputs (LOW)	20 mA
Static discharge voltage	
(per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	$V_{DD}$	$V_{\mathrm{DDQ}}$
Commercial	0 °C to +70 °C	3.3 V – 5% /	2.5 V – 5% to
Industrial	–40 °C to +85 °C	+ 10%	$V_{\mathrm{DD}}$
Automotive	–40 °C to +125 °C		

## **Electrical Characteristics**

Over the Operating Range

Parameter [10, 11]	Description	Test Conditions		Min	Max	Unit
$V_{DD}$	Power supply voltage			3.135	3.6	V
$V_{\mathrm{DDQ}}$	I/O supply voltage			2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	_	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	_	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		_	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage [10]	for 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
$V_{IL}$	Input LOW voltage [10]	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V	
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$	<b>-</b> 5	5	μΑ	
	Input current of MODE	Input = V <sub>SS</sub>		-30	_	μΑ
		Input = V <sub>DD</sub>		_	5	μΑ
	Input current of ZZ	Input = V <sub>SS</sub>		-5	_	μΑ
		Input = V <sub>DD</sub>		_	30	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ_i}$ output dis	abled	-5	5	μΑ
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{CYC}$	4-ns cycle, 250 MHz	_	325	mA
			5-ns cycle, 200 MHz	_	265	mA
			6-ns cycle, 166 MHz	-	240	mA
			7.5-ns cycle, 133 MHz	-	225	mA

Document Number: 38-05520 Rev. \*J Page 9 of 22

<sup>10.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 11. TPower-up: Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## **Electrical Characteristics**

Over the Operating Range

Parameter [10, 11]	Description	Test	Conditions		Min	Max	Unit
I <sub>SB1</sub>	current—TTL inputs		$V_{DD}$ = Max, device deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , 4-ns of 250 M		_	120	mA
		$f = f_{MAX} = 1/t_{CYC}$	$f = f_{MAX} = 1/t_{CYC}$		-	110	mA
				6-ns cycle, 166 MHz	-	100	mA
			Industrial / Commercial	7.5-ns cycle, 133 MHz	_	90	mA
			Automotive	7.5-ns cycle, 133 MHz	-	115	mA
I <sub>SB2</sub>	Automatic CE power-down current—CMOS inputs	$V_{DD}$ = Max, device $V_{IN} \le 0.3 \text{ V or}$ $V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$ f = 0	All speeds	-	40	mA	
I <sub>SB3</sub>	Automatic CE power-down current—CMOS inputs	$V_{IN} \le 0.3 \text{ V or}$			_	105	mA
		$V_{IN} \ge V_{DDQ} - 0.3 V_{f} = f_{MAX} = 1/t_{CYC}$	,	5-ns cycle, 200 MHz	_	95	mA
				6-ns cycle, 166 MHz	_	85	mA
				7.5-ns cycle, 133 MHz	_	75	mA
I <sub>SB4</sub>	Automatic CE power-down current—TTL inputs	$V_{DD}$ = Max, device $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IN}$	deselected, / <sub>IL</sub> , f = 0	All speeds	_	45	mA

## Capacitance

Parameter [12]	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 3.3 V	5	5	pF
C <sub>I/O</sub>	Input/output capacitance		5	7	pF

## **Thermal Resistance**

Parameter [12]	Description	Test Conditions	100-pin TQFP Package	119-ball BGA Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring	30.32	34.1	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51	6.85	14.0	°C/W


Document Number: 38-05520 Rev. \*J Page 10 of 22

Note
12. Tested initially and after any design or process change that may affect these parameters.



## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms





## **Switching Characteristics**

Over the Operating Range

Parameter [13, 14]	Description	-2	50	-2	00	-166		-133		Unit
Parameter [10, 11]	Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[15]</sup>	1	_	1	_	1	_	1	_	ms
Clock				•			•	•	•	
t <sub>CYC</sub>	Clock cycle time		-	5.0	_	6.0	-	7.5	_	ns
t <sub>CH</sub>	Clock HIGH	1.7	-	2.0	_	2.5	-	3.0	_	ns
t <sub>CL</sub>	Clock LOW	1.7	-	2.0	_	2.5	-	3.0	_	ns
Output Times		•		•				•	•	
t <sub>CO</sub>	Data output valid after CLK rise	_	2.6	_	2.8	_	3.5	_	4.0	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.0	-	1.0	_	1.5	-	1.5	_	ns
t <sub>CLZ</sub>	Clock to low Z [16, 17, 18]	0	-	0	_	0	_	0	_	ns
t <sub>CHZ</sub>	Clock to high Z [16, 17, 18]	_	2.6	_	2.8	_	3.5	_	4.0	ns
t <sub>OEV</sub>	OE LOW to output valid	_	2.6	_	2.8	_	3.5	_	4.0	ns
t <sub>OELZ</sub>	OE LOW to output low Z [16, 17, 18]	0	_	0	_	0	_	0	_	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z [16, 17, 18]	_	2.6	_	2.8	_	3.5	_	4.0	ns
Set-up Times										
t <sub>AS</sub>	Address set-up before CLK rise	1.2	_	1.2	_	1.5	_	1.5	_	ns
t <sub>ADS</sub>	ADSC, ADSP set-up before CLK rise	1.2	-	1.2	_	1.5	-	1.5	_	ns
t <sub>ADVS</sub>	ADV set-up before CLK rise	1.2	-	1.2	_	1.5	_	1.5	_	ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> set-up before CLK rise	1.2	_	1.2	_	1.5	_	1.5	_	ns
t <sub>DS</sub>	Data input set-up before CLK rise	1.2	_	1.2	_	1.5	_	1.5	_	ns
t <sub>CES</sub>	Chip enable set-up before CLK rise	1.2	_	1.2	_	1.5	_	1.5	_	ns
Hold Times										
t <sub>AH</sub>	Address hold after CLK rise	0.3	_	0.5	_	0.5	_	0.5	_	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.3	-	0.5	_	0.5	_	0.5	_	ns
t <sub>ADVH</sub>	ADV hold after CLK rise	0.3	-	0.5	_	0.5	_	0.5	_	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.3	-	0.5	_	0.5	_	0.5	_	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.3	_	0.5	_	0.5	_	0.5	_	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.3	_	0.5	_	0.5	_	0.5	_	ns

Document Number: 38-05520 Rev. \*J Page 12 of 22

<sup>13.</sup> Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.

14. Test conditions shown in (a) of Figure 3 on page 11 unless otherwise noted.

15. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.


<sup>16.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 3 on page 11. Transition is measured ± 200 mV from steady-state voltage.

17. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

<sup>18.</sup> This parameter is sampled and not 100% tested.



## **Switching Waveforms**




Note
19. On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.



## Switching Waveforms (continued)

Figure 5. Write Cycle Timing [20, 21]



#### Notes

[+] Feedback


Page 14 of 22

<sup>20.</sup> On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 21. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_{[A:D]}$  LOW.



## Switching Waveforms (continued)

Figure 6. Read/Write Cycle Timing  $^{[22,\ 23,\ 24]}$ 



#### Notes


<sup>22.</sup> On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 23. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ .

<sup>24.</sup> GW is HIGH.



# Switching Waveforms (continued)

Figure 7. ZZ Mode Timing  $^{[25,\ 26]}$ 



<sup>25.</sup> Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 26. DQs are in high Z when exiting ZZ sleep mode.



## **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1339G-133AXC	51-85050	100-pin Thin Quad Flat Pack (14 × 20 × 1.4 mm) Pb-free	Commercial


### **Ordering Code Definitions**





## **Package Diagrams**

Figure 8. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA, 51-85050





51-85050 \*D



## Package Diagrams (continued)

Figure 9. 119-ball PBGA (14 × 22 × 2.4 mm) BG119, 51-85115





51-85115 \*C



## **Acronyms**

Acronym	Description
BGA	ball grid array
CE	chip enable
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
I/O	input/output
JEDEC	joint electron devices engineering council
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack
TTL	transistor-transistor logic

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Documen	t Number: 3	0-055∠0		
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	224368	See ECN	RKF	New data sheet
*A	288909	See ECN	VBL	In Ordering Info section, Changed TQFP to Pb-free TQFP Added Pb-free BG package
*B	332895	See ECN	SYT	Modified Address Expansion balls in the pinouts for 100 TQFP and 119 BGA Package as per JEDEC standards and updated the Pin Definitions accordingly Modified $V_{OL}$ $V_{OH}$ test conditions Replaced TBDs for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values on the Thermal Resistance table Updated the Ordering Information by shading and unshading MPNs as per availability
*C	351194	See ECN	PCI	Updated Ordering Information Table
*D	366728	See ECN	PCI	Added $V_{DD}/V_{DDQ}$ test conditions in DC Table Modified test condition in note# 10 from $V_{IH} \le V_{DD}$ to $V_{IH} < V_{DD}$
*E	420883	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Added Automotive Range in Operating Range Table Updated the Ordering Information
*F	480368	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND. Updated the Ordering Information table.
*G	2896584	03/19/2010	NJY	Removed obsolete part numbers from Ordering Information table and updated package diagrams.
*H	3045943	10/03/2010	NJY	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.
*	3052769	10/08/2010	NJY	Removed pruned part CY7C1339G-133AXI from the ordering information table.
*J	3365114	09/07/2011	PRIT	Updated Package Diagrams. Updated in new template.



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image

> cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05520 Rev. \*J Revised September 7, 2011

Page 22 of 22