# RENESAS FemtoClocks™ Crystal-to-LVCMOS/LVTTL Frequency

# 840001-34

DATASHEET

## **General Description**

The 840001-34 is a two output LVCMOS/LVTTL Synthesizer. One output is the LVCMOS/LVTTL main synthesized clock output (Q) and one output is a three-state LVCMOS/LVTTL reference clock (REF\_OUT) output at the frequency of the crystal oscillator. The device can accept crystals from 15.3125MHz to 42.67MHz and can synthesize outputs from 81.67MHz to 213.33MHz. The 840001-34 is packaged in a 3mm x 3mm 16-pin VFQFN, making it ideal for use on space constrained boards..


**Common Application Configuration Table** 

### **Features**

- Two LVCMOS/LVTTL outputs, 22Ω typical output impedance One main clock output (Q) One three-state reference clock output (REF\_OUT)
- Crystal oscillator interface can accept crystals from 15.3125MHz to 42.67MHz, 18pF parallel resonant crystal
- Q output frequency range: 81.67MHz to 213.33MHz
- RMS phase jitter @106.25, (637kHz 10MHz): 0.38ps (typical)
- VCO range: 490MHz to 640MHz
- Full 3.3V and 2.5V operating supply
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

Inputs				Output Frequency	
Crystal (MHz)	M Divider	VCO (MHz)	N Divider	(MHz)	Application
40	15	600	6	100 (default)	Serial Attached (SCSI), PCI Express, Processor Clock
26.5625	24	637.5	6	106.25	Fibre Channel
40	15	600	4	150	Serial ATA (SATA), Processor Clock
26.5625	24	637.5	3	212.5	Fibre Channel 2
25	25	625	5	125	Ethernet
25	25	625	4	156.25	10 Gigabit Ethernet
22.5	25	562.5	3	187.5	12 Gigabit Ethernet
19.44	32	622.08	4	155.52	SONET

## **Block Diagram**



Number	Name	Ту	ре	Description
1	OE	Input	Pullup	Output enable pin. When HIGH, REF_OUT output is enabled. When LOW, forces REF_OUT to Hi-Z state. See Table 3A. LVCMOS/LVTTL interface levels.
2, 3	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
4, 5	M0, M1	Input	Pullup	M divider inputs. LVCMOS/LVTTL interface levels. See Table 3B.
6, 14, 15	nc	Unused		No connect.
7, 8	N0, N1	Input	Pullup	Determines output divider value as defined in Table 3C. LVCMOS/LVTTL interface levels.
9	V <sub>DD</sub>	Power		Core supply pin.
10	GND	Power		Power supply ground.
11	V <sub>DDO</sub>	Power		Output supply pin.
12	Q	Output		Single-ended clock output. 22 $\Omega$ typical output impedance. LVCMOS/LVTTL interface levels.
13	REF_OUT	Output		Single-ended three-state reference clock output. 22 $\Omega$ typical output impedance. LVCMOS/LVTTL interface levels.
16	V <sub>DDA</sub>	Power		Analog supply pin.

# **Table 1. Pin Descriptions**

NOTE: Pullup refers to intenal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C	Power Dissipation Capacitance	V <sub>DD,</sub> V <sub>DDO</sub> = 3.465V		8	Maximum 	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>DD,</sub> V <sub>DDO</sub> = 2.625V		6		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
P	Output Impedance	$V_{DD,} V_{DDO} = 3.3V \pm 5\%$	14	22	30	Ω
R <sub>OUT</sub>		V <sub>DD</sub> , V <sub>DDO</sub> = 2.5V±5%	16	26		Ω

# Table 3A. Control Input Function Table

Control Input	Output
OE	REF_OUT
0	Hi-Z
1	Active (default)

# Table 3B. M Divider Function Table

Control Inputs		
M1	MO	Feedback Divider Ratio
0	0	÷32
0	1	÷25
1	0	÷24
1	1	÷15 (default)

# Table 3C. N Divider Function Table

Control Inputs		
N1	NO	Output Divider Ratio
0	0	÷3
0	1	÷4
1	0	÷5
1	1	÷6 (default)

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characterisitcs* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs,V <sub>O</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Package Thermal Impedance, $\theta_{JA}$	76.1°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

### Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> – 0.12	3.3	V <sub>DD</sub>	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				100	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current				35	mA

### Table 4B. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		2.375	2.5	2.625	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> – 0.12	3.3	V <sub>DD</sub>	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				90	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current				25	mA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High \	(altaga	V <sub>DD</sub> = 3.3V	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input High V	ollage	V <sub>DD</sub> = 2.5V	1.7		V <sub>DD</sub> + 0.3	V
V	IL Input Low Voltage		$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>			V <sub>DD</sub> = 2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	OE, M0, M1, N0, N1	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			5	μA
I <sub>IL</sub>	Input Low Current	OE, M0, M1, N0, N1	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V	-150			μA
V	Output High Voltage; NOTE 1		V <sub>DDO</sub> = 3.3V±5%	2.6			V
V <sub>OH</sub>			V <sub>DDO</sub> = 2.5V±5%	1.8			V
V <sub>OL</sub>	Output Low	Voltage; NOTE 1	V <sub>DDO</sub> = 3.3V±5% or 2.5V±5%			0.5	V

### Table 4C. LVCMOS/LVTTL DC Characteristics, V\_{DD} = V\_{DDO} = 3.3V \pm 5\% or 2.5V $\pm$ 5%, T\_A = 0°C to 70°CC

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>DDO</sub>/2. See Parameter Measurement Information, Output Load Test Circuit diagrams.

#### Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency		15.3125		42.67	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: It is not recommended to overdrive the crystal input with an external clock.

# **AC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
fout	Output Frequency		81.67		213.33	MHz
fiit(Q)	RMS Phase Jitter, Random;	100MHz, Integration Range: 637kHz – 10MHz		0.54	700	ps
<i>t</i> jit(Ø)	NOTE 1	106.25MHz, Integration Range: 637kHz – 10MHz		0.38		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
		Q, N = 3	40		60	%
odc	Output Duty Cycle	Q, N ≠ 3	48		52	%
		REF_OUT	48		52	%

### Table 6A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions


NOTE 1: Please refer to Phase Noise Plot.

#### Table 6B. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency		81.67		213.33	MHz
fjit(Ø)	RMS Phase Jitter, Random; NOTE 1	100MHz, Integration Range: 637kHz – 10MHz		0.54		ps
		106.25MHz, Integration Range: 637kHz – 10MHz		0.38		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		800	ps
odc	Output Duty Cycle	Q, N = 3	35		65	%
		Q, N ≠ 3	40		60	%
		REF_OUT	45		55	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. Device will meet specifications after thermal equilibrium has been reached under these conditions

NOTE 1: Please refer to Phase Noise Plot.




# Typical Phase Noise at 100MHz (3.3V)


Typical Phase Noise at 106.25MHz (3.3V)




# **Parameter Measurement Information**




#### 3.3V LVCMOS Output Load AC Test Circuit




**RMS Phase Jitter** 



**Output Rise/Fall Time** 



2.5V LVCMOS Output Load AC Test Circuit



Output Duty Cycle/Pulse Width/Period

# **Application Information**

### **Power Supply Filtering Technique**

To achieve optimum jitter performance, power supply isolation is required. The ICS40001I-34 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD}$ ,  $V_{DDA}$ , and  $V_{DDO}$  should be individually connected to the power supply plane through vias, and  $0.01\mu$ F bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu$ F bypass capacitor be connected to the  $V_{DDA}$  pin.




Figure 1. Power Supply Filtering

### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **LVCMOS Control Pins:**

All control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A 1k $\Omega$  resistor can be used.

### **Outputs:**

#### LVCMOS Output

All unused LVCMOS output can be left floating. There should be no trace attached.

### **Crystal Input Interface**

The ICS840001I-34 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF




Figure 2. Crystal Input Interface

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.

### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are

application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

# **Reliability Information**

### Table 7. $\theta_{JA}$ vs. Air Flow Table for a 16 Lead VFQFN


θ <sub>JA</sub> at 0 Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	76.1°C/W	66.5	59.7	

### **Transistor Count**

The transistor count for 840001-34 is: 2805

# Package Outline and Package Dimensions

Package Outline - K Suffix for 16 Lead VFQFN



#### Table 8. Package Dimensions

JEDEC Variation: VEED-2/-4 All Dimensions in Millimeters				
Symbol	Minimum	Maximum		
N	16			
Α	0.80	1.00		
A1	0	0.05		
A3	0.25 Ref.			
b	0.18	0.30		
N <sub>D</sub> & N <sub>E</sub>	4			
D & E	3.00 Basic			
D2 & E2	1.00	1.80		
е	0.50 Basic			
L	0.30	0.50		

Reference Document: JEDEC Publication 95, MO-220



# **Ordering Information**

### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature	
ICS840001AK-34LF	A34L	"Lead-Free" 16 Lead VFQFN	Tray	0°C to 70°C	
ICS840001AK-34LFT	A34L	"Lead-Free" 16 Lead VFQFN	Tape & Reel	0°C to 70°C	

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date	
А		11	Updated VFQFN EPAD Thermal Release Path section.	10/27/08	
		13	Updated Package Drawing.		
	Т5	1	Deleted HiPerClockS references.		
A		T5	5	Crystal Characteristics Table - added note.	11/2/12
		9	Deleted application note, LVCMOS to XTAL Interface.	11/2/12	
	Т9	13	Deleted quantity from tape and reel		
А	Т9	13	Ordering Information - removed leaded devices.	3/30/15	
			Updated data sheet format.	3/30/15	



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information** 

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>