

NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL54050

DATASHEET

ISL54056

Ultra Low ON-Resistance, +1.65V to +4.5V, Single Supply, Quad SPDT (Dual DPDT) Analog Switch

FN6357 Rev 4.00 Aug 15, 2007

The Intersil ISL54056 device is a low ON-resistance, low voltage, bidirectional, Quad SPDT (Dual DPDT) analog switch designed to operate from a single +1.65V to +4.5V supply. Targeted applications include battery powered equipment that benefit from low $r_{ON} \ (0.39\Omega)$ and fast switching speeds (t_{ON} = 30ns, t_{OFF} = 16ns). The digital logic input is 1.8V logic-compatible when using a single +3V supply. With a supply voltage of 4.2V and logic high voltage of 2.85V at both logic inputs, the part draws only 12 μ A max of ICC current.

Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This part may be used to "mux-in" additional functionality while reducing ASIC design risk. The ISL54056 is offered in small form factor package, alleviating board space limitations.

The ISL54056 consists of four SPDT switches. It is configured as a dual double-pole/double-throw (DPDT) device with two logic control inputs that control two SPDT switches each. The configuration can be used as a dual differential 2-to-1 multiplexer/demultiplexer. The ISL54056 is pin compatible with the NLAS3799 and NLAS3799L.

TABLE 1. FEATURES AT A GLANCE

	ISL54056
Number of Switches	4
sw	Quad SPDT (Dual DPDT)
4.3V r _{ON}	0.39Ω
4.3V t _{ON} /t _{OFF}	30ns/16ns
3.0V r _{ON}	0.45Ω
3.0V t _{ON} /t _{OFF}	34ns/18ns
1.8V r _{ON}	0.65Ω
1.8V t _{ON} /t _{OFF}	48ns/23ns
Package	16 Ld 2.6x1.8x0.5mm μTQFN

Features

 Pin Compatible Replacement for the NLAS3799 and NLAS3799L

•	ON-Resistance (r _{ON})
	$- V + = +4.3V \dots 0.39\Omega$
	- V+ = +3.0V 0.45 Ω
	- V+ = +1.8V 0.65 Ω
•	$r_{\mbox{ON}}$ Matching between Channels
•	$r_{\mbox{ON}}$ Flatness Across Signal Range
•	Single Supply Operation +1.65V to +4.5V
•	Low Power Consumption (PD) < 0.68 μW
•	Fast Switching Action (V+ = +4.3V)
	- t _{ON}
	- t _{OFF}
•	Break-Before-Make
•	1.8V Logic Compatible (+3V supply)
•	Low ICC Current when VinH is not at the V+ Rail
•	Available in 16 Ld 2.6mmx1.8mmx0.5mm µTQFN
•	ESD HBM Rating
	- COM Pins 9kV
	- All Other Pins 6kV

Applications

- · Battery Powered, Handheld, and Portable Equipment
 - Cellular/Mobile Phones
 - Pagers
 - Laptops, Notebooks, Palmtops


Pb-Free Available (RoHS Compliant)

- · Portable Test and Measurement
- · Medical Equipment
- · Audio and Video Switching

Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- Application Note AN557 "Recommended Test Procedures for Analog Switches"

Pinouts (Note 1)



NOTE:

1. Switches Shown for Logic "0" Input.

Truth Table

LOGIC	NC SW	NO SW
0	ON	OFF
1	OFF	ON

NOTE: Logic "0" ≤0.5V. Logic "1" ≥1.4V with a 3V supply.

Pin Descriptions

PIN	FUNCTION
V+	System Power Supply Input (+1.65V to +4.5V)
GND	Ground Connection
IN	Digital Control Input
COM	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin

Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL54056IRUZ-T* (Note)	GAA	-40 to +85	16 Ld μTQFN Tape and Reel (Pb-free)	L16.2.6x1.8A

^{*}Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

© Copyright Intersil Americas LLC 2006-2007. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Thermal Information **Absolute Maximum Ratings** Thermal Resistance (Typical) V+ to GND -0.5 to 5.5V θ_{JA} (°C/W) Input Voltages $\mu TQFN$ Package (Note 3) NO, NC, IN (Note 2) -0.5 to ((V+) + 0.5V) Maximum Junction Temperature (Plastic Package). +150°C **Output Voltages** Maximum Storage Temperature Range -65°C to +150°C COM (Note 2) -0.5 to ((V+) + 0.5V) Pb-free reflow profile see link below Continuous Current NO, NC, or COM ±300mA http://www.intersil.com/pbfree/Pb-FreeReflow.asp Peak Current NO, NC, or COM (Pulsed 1ms, 10% Duty Cycle, Max) ±500mA **Operating Conditions ESD Rating** Temperature Range Human Body Model (COM_X) >9kV ISL54056IRUZ -40°C to +85°C Human Body Model (NO_X, NC_X, IN_X, V+, GND) > 6kV Machine Model (NO_X, NC_X, IN_X, V+, GND).....>300V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 2. Signals on NC, NO, IN, or COM exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - 4.3V Supply

Test Conditions: V+ = +3.9V to +4.5V, GND = 0V, V_{INH} = 1.6V, V_{INL} = 0.5V (Note 4), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS		MIN (Notes 5, 8)	TYP	MAX (Notes 5, 8)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V _{ANALOG}		Full	0		V+	V
ON-Resistance, r _{ON}	V+ = 3.9V, I_{COM} = 100mA, V_{NO} or V_{NC} = 0V to V+	25		0.4	0.55	Ω
	(See Figure 5)	Full		0.45	0.65	Ω
r _{ON} Matching Between Channels,	$V+ = 3.9V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = V$ oltage at	25		0.05	0.12	Ω
Δr _{ON}	max r _{ON} (Note 7)	Full		0.06	0.15	Ω
r _{ON} Flatness, r _{FLAT(ON)}	V+ = 3.9V, I _{COM} = 100mA, V _{NO} or V _{NC} = 0V to V+	25		0.05	0.15	Ω
	(Note 6)	Full		0.05	0.15	Ω
NO or NC OFF Leakage Current,	V+ = 4.5V, V _{COM} = 0.3V, 3V, V _{NO} or V _{NC} = 3V, 0.3V	25	-70		70	nA
I _{NO(OFF)} or I _{NC(OFF)}			-165		165	nA
COM ON Leakage Current,	$V_{+} = 4.5V$, $V_{COM} = 0.3V$, 3V, or V_{NO} or $V_{NC} = 0.3V$,	25	-70		70	nA
I _{COM(ON)}	3V		-165		165	nA
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	V+ = 3.9V, V_{NO} or V_{NC} = 3.0V, R_L = 50 Ω , C_L = 35pF (See Figure 1)	25		33		ns
		Full		38		ns
Turn-OFF Time, t _{OFF}	$V+ = 3.9V$, V_{NO} or $V_{NC} = 3.0V$, $R_L = 50\Omega$,	25		16		ns
	C _L = 35pF (See Figure 1)			21		ns
Break-Before-Make Time Delay, t _D	V+ = 4.5V, V_{NO} or V_{NC} = 3.0V, R_L = 50 Ω , C_L = 35pF (See Figure 3)	Full		3		ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0$ Ω (See Figure 2)	25		248		pC
OFF Isolation	R_L = 50 Ω , C_L = 5pF, f = 100kHz, V_{COM} = 1 V_{RMS} (See Figure 4)	25		65		dB
Crosstalk (Channel-to-Channel)	R_L = 50 Ω , C_L = 5pF, f = 100kHz, V_{COM} = 1 V_{RMS} (See Figure 6)	25		-85		dB
Total Harmonic Distortion	$f = 20$ Hz to 20 kHz, $V_{COM} = 2V_{P-P}$, $R_L = 600\Omega$	25		0.008		%



Electrical Specifications - 4.3V Supply

Test Conditions: V+ = +3.9V to +4.5V, GND = 0V, V_{INH} = 1.6V, V_{INL} = 0.5V (Note 4), Unless Otherwise Specified. (Continued)

PARAMETER	TEST CONDITIONS		MIN (Notes 5, 8)	TYP	MAX (Notes 5, 8)	UNITS
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$ (See Figure 7)	25		38		pF
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$ (See Figure 7)	25		102		pF
POWER SUPPLY CHARACTERIST	rics					
Power Supply Range		Full	1.65		4.5	V
Positive Supply Current, I+	V+ = +4.5V, V _{IN} = 0V or V+	25			0.15	μА
		Full			1.4	μА
Positive Supply Current, I+	V+ = +4.2V, V _{IN} = 2.85V	25			12	μА
DIGITAL INPUT CHARACTERISTI	cs					
Input Voltage Low, V _{INL}		Full			0.5	V
Input Voltage High, V _{INH}		Full	1.6			V
Input Current, I _{INH} , I _{INL}	V+ = 4.5V, V _{IN} = 0V or V+		-0.5		0.5	μА

Electrical Specifications - 3V Supply

Test Conditions: V+ = +2.7V to +3.3V, GND = 0V, V_{INH} = 1.4V, V_{INL} = 0.5V (Note 4), Unless Otherwise Specified.

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (Notes 5, 8)	TYP	MAX (Notes 5, 8)	UNITS
ANALOG SWITCH CHARACTERI	STICS					
Analog Signal Range, V _{ANALOG}		Full	0		V+	V
ON-Resistance, r _{ON}	$V = 2.7V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V + 0.00$	25		0.45	0.55	Ω
	(See Figure 5)	Full			0.65	Ω
r _{ON} Matching Between Channels,	$V+ = 2.7V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = V$ oltage at	25		0.05	0.12	Ω
Δr _{ON}	max r _{ON} (Note 7)	Full			0.15	Ω
r _{ON} Flatness, r _{FLAT(ON)}	$V+ = 2.7V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V+$	25		0.07	0.15	Ω
	(Note 6)	Full			0.15	Ω
NO or NC OFF Leakage Current,	V+ = 3.3V, V _{COM} = 0.3V, 3V, V _{NO} or V _{NC} = 3V, 0.3V	25		1.1		nA
I _{NO(OFF)} or I _{NC(OFF)}				30		nA
COM ON Leakage Current,	$V+ = 3.3V$, $V_{COM} = 0.3V$, $3V$, or V_{NO} or $V_{NC} = 0.3V$,	25		1.5		nA
I _{COM(ON)}	3V, or Floating	Full		45		nA
DYNAMIC CHARACTERISTICS			1		-1	
Turn-ON Time, t _{ON}	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$, $R_L = 50\Omega$,	25		34		ns
	C _L = 35pF (See Figure 1)			39		ns
Turn-OFF Time, t _{OFF}	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$, $R_L = 50\Omega$,	25		18		ns
	C _L = 35pF (See Figure 1)			23		ns
Break-Before-Make Time Delay, t _D	V+ = 3.3V, V_{NO} or V_{NC} = 1.5V, R_L = 50 Ω , C_L = 35pF (See Figure 3)	Full		3		ns
Charge Injection, Q	C_L = 1.0nF, V_G = 0V, R_G = 0 Ω (See Figure 2)	25		126		рС
OFF Isolation	R_L = 50 Ω , C_L = 5pF, f = 100kHz, V_{COM} = 1 V_{RMS} (See Figure 4)	25 65			dB	
Crosstalk (Channel-to-Channel)	R_L = 50 Ω , C_L = 5pF, f = 100kHz, V_{COM} = 1 V_{RMS} (See Figure 6)	25		-85		dB
Total Harmonic Distortion	$f = 20$ Hz to 20 kHz, $V_{COM} = 2V_{P-P}$, $R_L = 600Ω$	25		0.012		%

Electrical Specifications - 3V Supply

Test Conditions: V + = +2.7V to +3.3V, GND = 0V, $V_{INH} = 1.4V$, $V_{INL} = 0.5V$ (Note 4), Unless Otherwise Specified. (**Continued**)

PARAMETER	TEST CONDITIONS		MIN (Notes 5, 8)	TYP	MAX (Notes 5, 8)	UNITS
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$ (See Figure 7)	25		38		pF
COM ON Capacitance, C _{COM(ON)}	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$ (See Figure 7)	25		102		pF
POWER SUPPLY CHARACTERIS	rics					
Positive Supply Current, I+	V+ = 3.6V, V _{IN} = 0V or V+	25		0.021		μА
				0.72		μА
DIGITAL INPUT CHARACTERISTI	cs				1	
Input Voltage Low, V _{INL}		Full			0.5	V
Input Voltage High, V _{INH}		Full	1.4			V
Input Current, I _{INH} , I _{INL}	V+ = 3.6V, V _{IN} = 0V or V+	Full	-0.5		0.5	μА

Electrical Specifications - 1.8V Supply

Test Conditions: V + = +1.65V to +2V, GND = 0V, $V_{INH} = 1.0V$, $V_{INL} = 0.4V$ (Note 4), Unless Otherwise Specified.


PARAMETER	TEST CONDITIONS		MIN (Notes 5, 8)	TYP	MAX (Notes 5, 8)	UNITS
ANALOG SWITCH CHARACTERI	ISTICS					
Analog Signal Range, V _{ANALOG}		Full	0		V+	V
ON-Resistance, r _{ON}	$V+ = 1.8V$, $I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0V$ to $V+$	25		0.65	0.8	Ω
	(See Figure 5)				0.85	Ω
DYNAMIC CHARACTERISTICS						•
Turn-ON Time, t _{ON}	V+ = 1.65V, V_{NO} or V_{NC} = 1.0V, R_L = 50 Ω , C_L = 35pF (See Figure 1)	25		50		ns
		Full		55		ns
Turn-OFF Time, t _{OFF}	V + = 1.65 V , V_{NO} or V_{NC} = 1.0 V , R_L = 50 Ω ,	25		25		ns
	C _L = 35pF (See Figure 1)			30		ns
Break-Before-Make Time Delay, t _D	ore-Make Time Delay, t_D $V+ = 2.0V$, V_{NO} or $V_{NC} = 1.0V$, $R_L = 50\Omega$, $C_L = 35pF$ (See Figure 3)			8		ns
Charge Injection, Q	C_L = 1.0nF, V_G = 0V, R_G = 0 Ω (See Figure 2)	25		48		pC
DIGITAL INPUT CHARACTERIST	ics					
Input Voltage Low, V _{INL}		Full			0.4	V
Input Voltage High, V _{INH}		Full	1.0			V
Input Current, I _{INH} , I _{INL}	V+ = 2.0V, V _{IN} = 0V or V+	Full	-0.5		0.5	μА

NOTES:


- 4. V_{IN} = input voltage to perform proper function.
- 5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 6. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range.
- 7. r_{ON} matching between channels is calculated by subtracting the channel with the highest max r_{ON} value from the channel with lowest max r_{ON} value, between NC1 and NC2, NC3 and NC4 or between NO1 and NO2, NO3 and NO4.
- 8. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.



Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.



Repeat test for all switches. C_L includes fixture and stray capacitance.

 $V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + r_{ON}}$

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1B. TEST CIRCUIT

FIGURE 1. SWITCHING TIMES





FIGURE 2A. MEASUREMENT POINTS

 R_{G} v_{OUT} СОМ NO or NC V_{G} GND IN C_L LOGIC INPUT

FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION





IN GND

COM

C_L includes fixture and stray capacitance.

NO

NC

FIGURE 3A. MEASUREMENT POINTS

FIGURE 3B. TEST CIRCUIT

FIGURE 3. BREAK-BEFORE-MAKE TIME

 v_{OUT}

 c_L 35pF

Test Circuits and Waveforms (Continued)




FIGURE 4. OFF ISOLATION TEST CIRCUIT




FIGURE 5. ron TEST CIRCUIT




FIGURE 6. CROSSTALK TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

Detailed Description

The ISL54056 is a bidirectional, quad single pole/double throw (SPDT) analog switch that offers precise switching capability from a single 1.65V to 4.5V supply with low ON-resistance (0.39 Ω) and high speed operation (t_{ON} = 30ns, t_{OFF} = 16ns). The device is especially well suited for portable battery powered equipment due to its low operating supply voltage (1.65V), low power consumption (6.3 μ W max), low leakage currents (165nA max), and the tiny μ TQFN package. The ultra low ON-resistance and r_{ON} flatness provide very low insertion loss and distortion to applications that require signal reproduction.

External V+ Series Resistor

For improved ESD and latch-up immunity, Intersil recommends adding a 100 Ω resistor in series with the V+ power supply pin of the ISL54056 IC (see Figure 8).

During an overvoltage transient event, such as occurs during system level IEC 61000 ESD testing, substrate currents can be generated in the IC that can trigger parasitic SCR structures to turn ON, creating a low impedance path from the V+ power supply to ground. This will result in a significant amount of current flow in the IC, which can potentially create a latch-up state or permanently damage the IC. The external V+ resistor limits the current during this over-stress situation and has been found to prevent latch-up or destructive damage for many overvoltage transient events.

Under normal operation the sub-microamp I_{DD} current of the IC produces an insignificant voltage drop across the 100Ω series resistor resulting in no impact to switch operation or performance.






FIGURE 8. V+ SERIES RESISTOR FOR ENHANCED ESD AND LATCH-UP IMMUNITY

Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 9). To prevent forward biasing these diodes, V+ must be applied before any input signals, and the input signal voltages must remain between V+ and GND.

If these conditions cannot be guaranteed, then precautions must be implemented to prohibit the current and voltage at the logic pin and signal pins from exceeding the maximum ratings of the switch. The following two methods can be used to provided additional protection to limit the current in the event that the voltage at a signal pin or logic pin goes below ground or above the V+ rail.

Logic inputs can be protected by adding a $1k\Omega$ resistor in series with the logic input (see Figure 9). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low r_{ON} switch. Connecting Schottky diodes to the signal pins as shown in Figure 9 will shunt the fault current to the supply or to ground thereby protecting the switch. These Schottky diodes must be sized to handle the expected fault current.




FIGURE 9. OVERVOLTAGE PROTECTION

Power-Supply Considerations

The ISL54056 construction is typical of most single supply CMOS analog switches, in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4.7V maximum supply voltage, the ISL54056 5.5V maximum supply voltage provides plenty of room for the 10% tolerance of 4.3V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 1.65V. It is important to note that the input signal range, switching times, and ON-resistance degrade at lower supply voltages. Refer to the "Electrical Specifications" table on page 5 and "Typical Performance Curves" on page 9 for details.

V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

Logic-Level Thresholds

This switch family is 1.8V CMOS compatible (0.5V and 1.4V) over a supply range of 3.0V to 4.5V (see Figure 19). At 3.0V the $V_{\rm IL}$ level is about 0.53V. This is still above the 1.8V CMOS guaranteed low output maximum level of 0.5V, but noise margin is reduced.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

The ISL54056 has been designed to minimize the supply current whenever the digital input voltage is not driven to the supply rails (0V to V+). For example driving the device with 2.85V logic (0V to 2.85V) while operating with a 4.2V supply the device draws only $12\mu A$ of current (see Figure 17 for $V_{IN} = 2.85V$).



High-Frequency Performance

In 50Ω systems, the ISL54056 has a -3dB bandwidth of 104MHz (see Figure 22). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off isolation is the resistance to this feedthrough, while crosstalk indicates the amount of feedthrough from one switch to another. Figure 23 details the high off isolation and crosstalk rejection provided by this part. At 100kHz, off isolation is about 65dB in 50Ω systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease off isolation and crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog signal path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.

Typical Performance Curves T_A = +25°C, unless otherwise specified




FIGURE 10. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 12. ON-RESISTANCE VS SUPPLY VOLTAGE VS SWITCH VOLTAGE




FIGURE 11. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 13. ON-RESISTANCE vs SWITCH VOLTAGE

$\textbf{Typical Performance Curves} \ T_{A} = +25^{\circ}C, \text{ unless otherwise specified (Continued)}$




FIGURE 14. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 15. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 16. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 17. SUPPLY CURRENT vs VLOGIC VOLTAGE




FIGURE 18. CHARGE INJECTION vs SWITCH VOLTAGE




FIGURE 19. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE

Typical Performance Curves T_A = +25°C, unless otherwise specified (Continued)




FIGURE 20. TURN-ON TIME vs SUPPLY VOLTAGE




FIGURE 21. TURN-OFF TIME vs SUPPLY VOLTAGE




FIGURE 22. FREQUENCY RESPONSE




FIGURE 23. CROSSTALK AND OFF ISOLATION

Page 11 of 12

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT:


228


PROCESS:

Si Gate CMOS

Ultra Thin Quad Flat No-Lead Plastic Package (UTQFN)








NX (b) (A1)
SECTION "C-C"

C C TERMINAL TIP



L16.2.6x1.8A

16 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE

	N			
SYMBOL	MIN	MIN NOMINAL MAX		NOTES
Α	0.45	0.50	0.55	-
A1	-	-	0.05	-
A3		0.127 REF	<u> </u>	-
b	0.15	0.20	0.25	5
D	2.55	2.60	2.65	-
E	1.75	1.75 1.80 1.89		-
е		0.40 BSC	-	-
L	0.35	0.40	0.45	-
L1	0.45	0.50	0.55	-
N	16			2
Nd	4			3
Ne		3		
θ	0	0 - 12		

Rev. 4 8/06

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on D and E side, respectively.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- 9. JEDEC Reference MO-255.
- For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.