# TMS6787 65,536-BIT HIGH-SPEED STATIC RANDOM-ACCESS MEMORY

APRIL 1989-REVISED JANUARY 1990

- Organization . . . 65,536 x 1
- Single 5-V Power Supply (10% Tolerance)
- High-Density 22-Pin and 24-Pin Packages
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time

TMS6787-15 . . . 15 ns

TMS6787-20 . . . 20 ns

TMS6787-25 . . . 25 ns

TMS6787-30 . . . 30 ns

- Power-Saving BiCMOS Technology
- 3-State Output Buffers
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
   TMS6787-15, TMS6787-20:
  - Active . . . 550 mW Worst Case
  - Standby . . . 55 mW Worst Case

(CMOS Input Levels)

- Standby . . . 165 mW Worst Case (TTL Input Levels)
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V) TMS6787-25, TMS6787-30:
  - Active . . . 550 mW Worst Case
  - Standby . . . 110 mW Worst Case

(CMOS Input Levels)


-- Standby . . . 220 mW Worst Case (TTL Input Levels)

### description


The TMS6787 is a separate I/O, 65,536-bit, high-speed, static random-access memory organized as 65,536 words by 1 bit. The TMS6787 features maximum address access and minimum cycle times of 15 ns, 20 ns, 25 ns, and 30 ns.

The TMS6787 is fabricated using BiCMOS technology. The TMS6787-15 and TMS6787-20 have maximum power dissipation as low as 550 mW active. This reduces to a maximum of 55 mW (CMOS-input levels) and 165 mW (TTL-input levels) during standby operation. The TMS6787-25 and TMS6787-30 have maximum power dissipation as low as 550 mW active. This reduces to a maximum of 110 mW (CMOS-input levels) and 220 mW (TTL-input levels) during standby operation.





DJ PACKAGE<sup>†</sup> (TOP VIEW)



<sup>†</sup>The DJ package is for TMS6787-15 and TMS6789-20 only.

PIN NOMENCLATURE								
Address Inputs								
Data In								
Chip Enable								
No Connect								
Ground								
Data Out								
5-V Power Supply								
Write Enable								

All inputs and outputs are compatible with Series 54/74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 54/74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus.

The TMS6787-15, TMS6787-20, TMS6787-25, and TMS6787-30 are offered in a 300-mil, 22-pin plastic dual-in-line packages (N suffix). The TMS6787-15 and TMS6787-20 are offered in and a 24-pin plastic small outline J-lead packages (DJ suffix). Both are characterized for operation from 0°C to 70°C.

### operation

### addresses (A0-A15)

The 16 address lines select one of the 65,536 1-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL without external pull-up resistors.

### chip enable/powerdown (E)

The chip enable/powerdown terminal  $(\overline{E})$  can be driven directly by standard TTL circuits, and affects the powerdown/deselect function of a chip. When  $\overline{E}$  is high, the device is put into a reduced power standby mode. Data is retained during the standby mode.

### write enable (W)


The read or write mode is selected through the write enable terminal  $(\overline{W})$ . A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{E}$  must be high when changing addresses to prevent inadvertently writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.

#### function table


	MODE						
FUNCTION	Deselect	Read	Write				
W	Х	Н	L				
Ē	Н	L	L				
Q	HI-Z	DOUT	HI-Z				

X = Don't Care

# functional block diagram



logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>Symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

# TMS6787 65,536-BIT HIGH-SPEED STATIC RANDOM-ACCESS MEMORY

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range (see Note 1)	– 0.5 V to 7 V
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Temperature range powered down	– 10°C to 85°C
Storage temperature range	

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level Input voltage	2.2		6	V
V <sub>IL</sub>	Low-level input voltage (see Note 2)	- 0.5		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The input voltage may go down to - 3.0 V for a maximum time interval of 10 ns for TMS6787-15 and TMS6787-20. The input voltage may go down to - 3.0 V for a maximum time interval of 20 ns for TMS6787-25 and TMS6787-30.

### electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS		787-15 787-20	TMS67		UNIT
			MIN	MAX	MIN	MAX	
VOH	High level output voltage	l <sub>OH</sub> = - 4 mA	2.4		2.4		٧
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 8 mA ('6787-15 and '6787-25) I <sub>OL</sub> = 16 mA ('6787-25 and '6787-30)	-	0.4		0.5	٧
1	Input current (leakage)	$V_{CC}$ = 5.5 V, $V_{in}$ = 0 to $V_{CC}$		2		2	μА
0	Output current (leakage)	E = V <sub>IH</sub> , V <sub>out</sub> = 0 to V <sub>CC</sub>		10		2	μА
<sup>l</sup> CC1	Operating power supply current	Ē = V <sub>IL</sub> , I <sub>i/o</sub> = 0 mA		100		100	mA
I <sub>CC2</sub>	Average operating current	Minimum cycle, Duty 100%, I <sub>out</sub> = 0 mA		120		N/A	mA
I <sub>CC(SB1)</sub>	Standby supply current (TTL levels)	Ē = V <sub>IH</sub>		30		40	mA
ICC(SB2)	Standby supply current (low-power CMOS levels)	$\overline{E} \ge V_{CC} - 0.2 \text{ V},$ $V_{in} \le 0.2 \text{ V or } V_{in} \ge V_{CC} - 0.2 \text{ V}$		10		20	mA

# capacitance, $T_A = 25^{\circ}C$ , $f = 1 \text{ MHz}^{\ddagger}$

PARAMETER		PARAMETER TEST CONDITIONS						
			MIN	MAX	MIN	MAX	]	
c <sub>i</sub>	Input capacitance	V <sub>in</sub> = 0 V		6		5	pF	
Co	Output capacitance	V <sub>out</sub> = 0 V		10		7	pF	

<sup>\*</sup>Capacitance measurements are made on a sample basis only.

NOTE 1: All voltage values are with respect to GND terminal.

# TMS6787 65,536-BIT HIGH-SPEED STATIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating temperature range (read cycle) (see Note 3)

	ALT.	TMS6787-15		5 TMS6787-20 TMS6787-25					TMS6787-30		
	SYMBOL	MIN M	AX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>C(rd)</sub> Read cycle time	<sup>t</sup> RC	15		20		25		30		ns	

# switching characteristics over full ranges of recommended operating conditions (read cycle) (see Note 3)

		ALT.	TMS6	787-15	TMS6	787-20	TMS6	787-25	TMS6	787-30	UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MIN MAX M		MAX	DIVIT
ta(A)	Access time from address	<sup>t</sup> AA		15		20		25		30	ns
t <sub>a(E)</sub>	Access time from E	t <sub>ACS</sub>		15		20		25		30	ns
<sup>t</sup> en(E)	Output enable time from E (see Notes 4 and 5)	tLZ	3		3		5		5		ns
<sup>t</sup> dis(E)	Output disable time from E (see Notes 4 and 5)	<sup>t</sup> HZ	0	6	0	8	0	15	0	15	ns
<sup>t</sup> √(A)	Output data valid time after address change	<sup>‡</sup> ОН	3		3		5		5		ns

NOTES: 3	3. Timing requirements and switching characteristics are defined under the following conditions:	
110120. 0	Input pulse levels	GND to 3.0V
	Input rise and fall time	4 ns
	Input timing reference level	1.5 V
	Output timing reference level	
	Output load (including scope and iig)	see Figure 1
4	4. Transition is measured ± 200 mV from steady-state voltage with specified loading in Figure 1 Load B ('678'	7-15/'6787-20).

5. This parameter is sampled and not 100% tested.



# timing requirements over recommended supply voltage range and operating temperature range (write cycle) (see Notes 3 and 7)

		ALT.	TMS6	787-15	'-15   TMS6787-20   TMS6787-25			787-25	TMS6	787-30	LINIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> c(W)	Write cycle time (see Note 8)	twc	15		20		25		30		ns
t <sub>su(A)</sub>	Address setup time	t <sub>AS</sub>	0		0		0		0		ns
t <sub>su(D)</sub>	Data setup time before write high	t <sub>DW</sub>	12		15		20		25		ns
t <sub>su(E)</sub>	Chip enable setup time	tcw	10		15		20		25		ns
<sup>t</sup> AVWH	Address valid time to write high	t <sub>AW</sub>	10		15		20		25	-	ns
t <sub>w(W)</sub>	Write pulse duration	twp	10		15		20		25		ns
t <sub>rec(W)</sub>	Write recovery time	t <sub>WR</sub>	3		3		5		5		ns
th(D)	Data hold time after write high	<sup>t</sup> DH	0		0		0		0	,	ns
<sup>t</sup> √(W)	Output data valid time after write high (see Notes 4, 5, and 6)	tow	0		0		0		0		ns

### switching characteristics over full ranges of recommended operating conditions (write cycle) (see Note 3)


PARAMETER	ALT.	TMS6	787-15	TMS6	787-20	TMS6	787-25	TMS6	787-30	UNIT
FARMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
t <sub>dis(W)</sub> Output disable time from W (see Notes 4, 5, and 6)	twz	0	6	0	8	0	15	0	15	ns

NOTES:	3.	Timing requirements and switching	characteristics	are defined	under th	ne following condi	tions:
--------	----	-----------------------------------	-----------------	-------------	----------	--------------------	--------

Input pulse levels		GND to 3.0 V
Input rise and fall time	***************************************	4 ns
Input timing reference level		1.5 V
Output timing reference level		1.5 V
Output load (including scope and j	ig)	see Figure 1

- 4. Transition is measured ± 200 mV from steady-state voltage with specified loading in Figure 1 Load B ('6787-15/'6787-20).
- 5. This parameter is sampled and not 100% tested.
- 6. Transition is measured ± 500 mV from steady-state voltage with specified loading in Figure 1 Load B ('6787-25/'6787-30).
- 7. If  $\overline{E}$  goes high simultaneously with  $\overline{W}$  high, the output remains in a high-impedance state.
- 8. All write cycle timings are referenced from the last valid address to the first transitioning address.


### PARAMETER MEASUREMENT INFORMATION



<sup>&</sup>lt;sup>†</sup>This value includes scope and jig capacitance.

FIGURE 1. OUTPUT LOAD CIRCUIT

## read cycle timing (type A)




NOTES: 9.  $\overline{W}$  is high  $\overline{E}$  is low for read cycle.

10. Addresses are valid prior to or at the same time E goes low.



<sup>&</sup>lt;sup>‡</sup>This output load applies for t<sub>dis(E)</sub>, t<sub>en(E)</sub>, t<sub>dis(W)</sub>, and t<sub>v(W)</sub>.


### read cycle timing (type B)(TMS6787-15,TMS6787-20)



NOTES: 4. Transition is measured  $\pm$  200 mV from steady-state voltage with specified loading in Figure 1 Load B ('6787-15/'6787-20).

9. W is high and E is low for read cycle.


### read cycle timing (type B) (TMS6787-25 and TMS6787-30)



NOTES: 6. Transition is measured ± 500 mV from steady-state voltage with specified loading in Figure 1 Load B ('6787-25/'6787-30).

9. W is high and E is low for read cycle.


# write cycle timing (W controlled)



NOTES: 4. Transition is measured  $\pm$  200 mV from steady-state voltage with specified loading in Figure 1 Load B ('6787-15/6787-20).

6. Transition is measured ± 500 mV from steady-state voltage with specified loading in Figure 1 Load B ('6787-25/'6787-30).

# write cycle timing (E controlled)




NOTES: 4. Transition is measured ± 200 mV from steady-state voltage with specified loading in Figure 1 Load B ('6787-15/6787-20).

6. Transition is measured ± 500 mV from steady-state voltage with specified loading in Figure 1 Load B ('6787-25/6787-30).

### **MECHANICAL DATA**

22-pin N plastic 300-mil package



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

### **MECHANICAL DATA**

# 24-pin small outline J-lead surface mount package (DJ suffix)

