


## FULL SUBTRACTORS

## MC1021

## MC1221

Provides the DIFFERENCE, DIFFERENCE, BORROW OUT, and BORROW OUT functions while requiring only MINUEND (X) and SUBTRAHEND (Y) inputs with BORROW IN and BORROW IN.

## POSITIVE LOGIC



$$D = YX\bar{B}_I + \bar{Y}\bar{X}\bar{B}_I + \bar{Y}X\bar{B}_I + \bar{Y}\bar{X}B_I$$

$$\bar{D} = \bar{Y}\bar{X}\bar{B}_I + Y\bar{X}\bar{B}_I + YX\bar{B}_I + \bar{Y}X\bar{B}_I$$

$$B_o = YX\bar{B}_I + YX\bar{B}_I + \bar{Y}\bar{X}\bar{B}_I + YX\bar{B}_I$$

$$\bar{B}_o = \bar{Y}\bar{X}\bar{B}_I + YX\bar{B}_I + \bar{Y}X\bar{B}_I + YX\bar{B}_I$$

DC Input Loading Factor: X, Y = 1 B<sub>I</sub>, B̄<sub>I</sub> = 2


DC Output Loading Factor = 25

Power Dissipation = 145 mW typical

TRUTH TABLE

INPUT LOGIC LEVEL				OUTPUT LOGIC LEVEL			
X	Y	B <sub>I</sub>	B̄ <sub>I</sub>	D	D̄	B <sub>O</sub>	B̄ <sub>O</sub>
0	0	0	1	0	1	0	1
0	0	1	0	1	0	1	0
0	1	0	1	1	0	1	0
0	1	1	0	0	1	1	0
1	0	0	1	1	0	0	1
1	0	1	0	0	1	0	1
1	1	0	1	0	1	0	1
1	1	1	0	1	0	1	0

## CIRCUIT SCHEMATIC



**MC1021, MC1221 (continued)**

**ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Pin Under Test	MC1221 Test Limits								MC1021 Test Limits									
			-55°C		+25°C		+125°C		Unit	0°C		+25°C		+75°C		Unit				
			Min	Max	Min	Max	Min	Max		Min	Max	Min	Max	Min	Max					
Power Supply Drain Current	$I_E$	7	-	-	-	-	35	-	-	-	-	-	-	35	-	-	-	$\mu\text{A}/\text{dc}$		
Input Current	$2I_{in}$	3	-	-	-	-	200	-	-	$\mu\text{A}/\text{dc}$	-	-	-	200	-	-	-	$\mu\text{A}/\text{dc}$		
	$2I_{in}$	4	-	-	-	-	200	-	-	$\mu\text{A}/\text{dc}$	-	-	-	200	-	-	-	$\mu\text{A}/\text{dc}$		
	$1.5I_{in}$	12	-	-	-	-	150	-	-	$\mu\text{A}/\text{dc}$	-	-	-	150	-	-	-	$\mu\text{A}/\text{dc}$		
	$1.5I_{in}$	13	-	-	-	-	150	-	-	$\mu\text{A}/\text{dc}$	-	-	-	150	-	-	-	$\mu\text{A}/\text{dc}$		
Input Leakage Current	$I_R$	12	-	-	-	-	0.2	-	1.0	$\mu\text{A}/\text{dc}$	-	-	-	0.2	-	1.0	-	$\mu\text{A}/\text{dc}$		
		13	-	-	-	-	0.2	-	1.0	$\mu\text{A}/\text{dc}$	-	-	-	0.2	-	1.0	-	$\mu\text{A}/\text{dc}$		
		4	-	-	-	-	1.0	-	5.0	$\mu\text{A}/\text{dc}$	-	-	-	1.0	-	5.0	-	$\mu\text{A}/\text{dc}$		
"DIFFERENCE" Logic "1" Output Voltage	$V_{OH}$	5	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	Vdc	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	Vdc	-			
		9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
"DIFFERENCE" Logic "0" Output Voltage	$V_{OL}$	5	-1.890	-1.580	-1.800	-1.500	-1.720	-1.380	Vdc	-1.830	-1.535	-1.800	-1.500	-1.780	-1.435	Vdc	-			
		9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
"BORROW" Logic "1" Output Voltage	$V_{OH}$	1	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	Vdc	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	Vdc	-			
		9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
"BORROW" Logic "0" Output Voltage	$V_{OL}$	1	-1.890	-1.580	-1.800	-1.500	-1.720	-1.380	Vdc	-1.830	-1.525	-1.800	-1.500	-1.780	-1.435	Vdc	-			
		9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			
Switching Times Minimun Input Propagation Delay			Typ	Max	Typ	Max	Typ	Max		Typ	Max	Typ	Max	Typ	Max					
	$t_{12-5+}$	5	9.0	14	8.0	13	9.0	14.5	ns	8.0	13	8.0	13	8.0	13					
	$t_{12-5-}$	5	8.0	13	8.0	13.5	11	17		8.0	13.5	8.0	13.5	9.0	15					
	$t_{12-1+}$	1	14	7.0	12.5	9.0	14.5		7.0	12.5	7.0	12.5	8.0	13						
	$t_{12-1-}$	1	13.5	8.0	13.5	11	17		8.0	13.5	8.0	13.5	9.0	15						
Rise Time	$t_{5+}$	5	13	9.0	14	10	14		9.0	14	9.0	14	9.0	14						
	$t_{5-}$	1	9	13	7.0	12	9.0	14		7.0	12	7.0	12	8.0	13					
Fall Time	$t_{5+}$	5	5.0	8.0	5.0	8.5	7.0	11.5		5.0	8.5	5.0	8.5	6.0	9.5					
	$t_{5-}$	1	5.0	8.0	5.0	8.0	7.0	11.0		5.0	8.0	5.0	8.0	6.0	9.0					
Subtraction Input Propagation Delay	$t_{13-5+}$	5	5.0	8.5	5.0	8.5	7.0	13	ns	5.0	8.5	5.0	8.5	6.0	9.5					
	$t_{13-5-}$	6	6.0	9.0	6.0	8.5	7.0	11.5		5.0	8.5	5.0	8.5	6.0	9.0					
Rise Time	$t_{5+}$	5	5.0	8.5	6.0	9.0	8.0	11		6.0	9.0	6.0	9.0	7.0	9.5					
	$t_{5-}$	5	5.0	8.5	5.0	8.5	7.0	11		5.0	8.5	5.0	8.5	6.0	9.5					
Borrow Input Propagation Delay	$t_{4-5+}$	5	3.0	5.5	3.0	5.0	4.0	8.0	ns	3.0	5.0	3.0	5.0	3.0	5.0					
	$t_{4-5-}$	4	4.0	7.5	4.0	7.5	6.0	10		4.0	7.5	4.0	7.5	5.0	8.5					
Rise Time	$t_{5+}$	5	5.0	8.0	6.0	8.5	8.0	10.5		6.0	9.5	6.0	9.5	7.0	10					
	$t_{5-}$	5	5.0	8.0	5.0	8.5	7.0	11		5.0	8.5	5.0	8.5	6.0	9.5					

$t_{V_{OH}}$  limits apply from no load (0 mA) to full load (-2.5 mA).

\*  $V_{OH}$  and  $V_{OL}$  limits apply only if not more than one input (pin 3, 4, 12 or 13) is at a Threshold Voltage


( $V_{IL\max}$  or  $V_{IH\min}$ ). Conduct tests with one input at a Threshold Voltage and apply appropriate  $V_{OL\max}$  or  $V_{OH\min}$  voltages to all other inputs.

@Test Temperature		TEST VOLTAGE/CURRENT VALUES						
		Vdc ± 1.0%				mAdc		
MC1221	-55°C	V <sub>H</sub> min to V <sub>H</sub> max	V <sub>OL</sub> max	V <sub>H</sub> min to V <sub>H</sub> max	V <sub>OH</sub> min	V <sub>H</sub> max	V <sub>EE</sub>	I <sub>L</sub>
	+25°C	-5.2 to -1.405	-1.580	-1.165 to -0.825	-0.990	-	-5.2	-2.5
	+125°C	-5.2 to -1.325	-1.500	-1.025 to -0.700	-0.450	-0.700	-5.2	-2.5
	0°C	-5.2 to -1.205	-1.380	-0.875 to -0.530	-0.700	-	-5.2	-2.5
	+25°C	-5.2 to -1.350	-1.520	-1.070 to -0.740	-0.895	-	-5.2	-2.5
	+75°C	-5.2 to -1.325	-1.500	-1.025 to -0.700	-0.850	-0.700	-5.2	-2.5
TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW:								
Characteristic	Symbol	Pin Under Test	V <sub>H</sub> min to V <sub>H</sub> max	V <sub>OH</sub> min to V <sub>OH</sub> max	V <sub>H</sub> max	V <sub>EE</sub>	I <sub>L</sub>	V <sub>cc</sub> (Gnd)
Power Supply Drain Current	I <sub>E</sub>	7	3	4	-	7,12,13	-	14
Input Current	2 I <sub>in</sub>	3	4,12,13	-	3	7	-	14
	2 I <sub>in</sub>	4	3,12,13	-	4	-	-	
	1.5 I <sub>in</sub>	12	3,13	4	12	-	-	
	1.5 I <sub>in</sub>	13	3,12	4	13	-	-	
Input Leakage Current	I <sub>R</sub>	12	4	3	-	7,12,13	-	14
		13	4	3	-	7,12,13	-	14
		3	-	4	-	3,7,12,13	-	
		4	-	3	-	4,7,12,13	-	
"DIFFERENCE" Logic "1" Output Voltage <sup>‡</sup>	V <sub>OH</sub> <sup>‡</sup>	5	3,12,13*	4*	-	7	5	14
		*	4,13*	3,12*	-	-	-	
			4,12*	3,13*	-	-	-	
			3*	4,12,13*	-	-	-	
"DIFFERENCE" Logic "0" Output Voltage	V <sub>OL</sub>	5	4,12,13*	3*	-	7	-	14
		*	3,13*	3,12*	-	-	-	
			3,12*	3,13*	-	-	-	
			4*	3,12,13*	-	-	-	
"BORROW" Logic "1" Output Voltage <sup>‡</sup>	V <sub>OH</sub> <sup>‡</sup>	1	3,12,13*	4*	-	7	1	14
		*	3,12*	4,13*	-	-	-	
			4,12*	3,13*	-	-	-	
			3*	4,12,13*	-	-	-	
"BORROW" Logic "0" Output Voltage <sup>‡</sup>	V <sub>OL</sub>	1	4,12,13*	3*	-	7	-	14
		*	4,13*	3,32*	-	-	-	
			3,13*	4,12*	-	-	-	
			4*	3,12,13*	-	-	-	
Switching Times Min/and Input Propagation Delay	t <sub>12-5+</sub>	5	12	5	-	7	-	14
	t <sub>12-5-</sub>	5		5	-	-	-	
	t <sub>12-1+</sub>	1		1	-	-	-	
Rise Time	t <sub>12+1-</sub>	1		1	-	-	-	
	t <sub>5+</sub>	5		5	-	-	-	
	t <sub>1+</sub>	1		1	-	-	-	
Fall Time	t <sub>5-</sub>	5		5	-	-	-	
	t <sub>1-</sub>	1		1	-	-	-	
Subtrahend Input Propagation Delay	t <sub>13+5-</sub>	5	13	5	-	7	-	14
	t <sub>13-5+</sub>	5		5	-	-	-	
Rise Time	t <sub>5+</sub>	5		5	-	-	-	
Fall Time	t <sub>5-</sub>	5		5	-	-	-	
Borrow Input Propagation Delay	t <sub>4-5+</sub>	5	4	5	-	7	-	14
	t <sub>4+5-</sub>	5		5	-	-	-	
Rise Time	t <sub>5+</sub>	5		5	-	-	-	
Fall Time	t <sub>5-</sub>	5		5	-	-	-	

182

## MC1021, MC1221 (continued)

### SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



### APPLICATIONS INFORMATION

The MC1021/MC1221 full subtractor is identical to the full adder except for the interconnection metallization. It exhibits an average propagation delay time of 5.0 ns per stage in a system employing ripple Borrow. This device permits building of ripple-through dividers.

The schematic of the full subtractor illustrates the techniques employed to obtain the necessary logic equations. A compensated current source drives a transistor "tree" with three levels of branching. The X input is translated negative two levels, to switch current between either the left or right branch of the tree. The Y input is translated negative one level to switch current at the second level of branching. Depending upon the eight possible combinations of inputs, one specific branch level in the Difference generating tree will be carrying current. Thus the proper output state is determined. The Borrow generating tree operates in the same manner. This series gating technique results in the best speed-power product obtainable with bipolar technology. Typical propagation delay times from the inputs to outputs are shown.

### TYPICAL PROPAGATION DELAY TIMES

