

# THIS SPEC IS OBSOLETE

Spec No: 002-00234

Spec Title: S6E1C1 SERIES 32-BIT ARM(R) CORTEX(R)-M0+ FM0+ MICROCONTROLLER

Replaced by: 002-00233



## S6E1C1 Series

## 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ FM0+ Microcontroller

The S6E1C1 Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power consumption and low cost. This series has the ARM Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such as various timers, ADC and communication interfaces (UART, CSIO (SPI), I<sup>2</sup>C, I<sup>2</sup>S, and Smart Card). The products which are described in this data sheet are placed into TYPE3-M0+ product categories in "FM0+ Family Peripheral Manual".

### Features

#### 32-bit ARM Cortex-M0+ Core

- ■Processor version: r0p1
- ■Maximum operating frequency: 40.8 MHz
- Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 24 peripheral interrupt with 4 selectable interrupt priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

#### **Bit Band Operation**

Compatible with Cortex-M3 bit band operation.

### **On-Chip Memory**

Flash memory
 Up to 128 Kbytes
 Read cycle: 0 wait-cycle
 Security function for code protection

#### ■SRAM

The on-chip SRAM of this series has one independent  $\ensuremath{\mathsf{SRAM}}$  .

□ Up to 16 Kbytes □ 4Kbytes: can retain value in Deep standby Mode

#### Multi-Function Serial Interface (Max 6channels)

- ■3 channels with 64Byte FIFO (Ch.4, 6 and 7), 3 channels without FIFO (Ch.0, 1 and 3)
- The operation mode of each channel can be selected from one of the following.

□ UART

 $\square$  CSIO (CSIO is known to many customers as SPI)  $\square$   $I^2C$ 

#### **■**UART

- □ Full duplex double buffer
- □ Parity can be enabled or disabled.
- □ Built-in dedicated baud rate generator
- External clock available as a serial clock
- □ Hardware Flow control\*: Automatically control the transmission by CTS/RTS (only ch.4)
- □\*: S6E1C12B0A/S6E1C11B0A and
- S6E1C12C0A/S6E1C11C0A do not support Hardware Flow control.
- □ Various error detection functions (parity errors, framing errors, and overrun errors)

- ■CSIO (also known as SPI)
- Full duplex double buffer
- □ Built-in dedicated baud rate generator
- $\square$  Overrun error detection function
- □ Serial chip select function (ch1 and ch6 only)
- □ Data length: 5 to 16 bits

#### ■I<sup>2</sup>C

□ Standard-mode (Max: 100 kbps) supported / Fast-mode (Max 400 kbps) supported.

#### I<sup>2</sup>S (MFS-I2S)

- Using CSIO (Max 2 ch: ch.4, ch.6) and I<sup>2</sup>S clock generator
  - |<sup>2</sup>S
- MSB-justified
- □ Master mode only

#### **I2C Slave**

I2C Slave supports the slave function of I2C and wake-up function from Standby mode.

#### Descriptor System Data Transfer Controller (DSTC) (64 Channels)

- The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the Descriptor system and, following the specified contents of the Descriptor that has already been constructed on the memory, can access directly the memory / peripheral device and performs the data transfer operation.
- It supports the software activation, the hardware activation, and the chain activation functions

#### A/D Converter (Max: 8 Channels)

12-bit A/D Converter

•

- □ Successive approximation type
- $\Box$  Conversion time: 2.0 µs @ 2.7 V to 3.6 V
- □ Priority conversion available (2 levels of priority)
- □ Scan conversion mode
- Built-in FIFO for conversion data storage (for scan conversion: 16 steps, for priority conversion: 4 steps)

#### Base Timer (Max: 8 Channels)

San Jose, CA 95134-1709

The operation mode of each channel can be selected from one of the following.

Cypress Semiconductor Corporation Document Number: 002-00234 Rev.\*C 198 Champion Court





- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16/32-bit reload timer
- ■16/32-bit PWC timer

#### General-Purpose I/O Port

This series can use its pin as a general-purpose I/O port when it is not used for an external bus or a peripheral function. All ports can be set to fast general-purpose I/O ports or slow general-purpose I/O ports. In addition, this series has a port relocate function that can set to which I/O port a peripheral function can be allocated.

- All ports are Fast GPIO which can be accessed by 1 cycle
- Capable of controlling the pull-up of each pin
- Capable of reading pin level directly
- ■Port relocate function
- ■Up to 54 fast general-purpose I/O ports @64-pin package
- Certain ports are 5 V tolerant. See 4.List of Pin Functions and 5.I/O Circuit Type for the corresponding pins.

#### Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters. The operation mode of each timer channel can be selected from one of the following.

- Free-running mode
- ■Periodic mode (= Reload mode)
- ■One-shot mode

#### **Real-Time Clock**

The Real-time Clock counts

year/month/day/hour/minute/second/day of the week from year 00 to year 99.

- The RTC can generate an interrupt at a specific time (year/month/day/hour/minute/second/day of the week) and can also generate an interrupt in a specific year, in a specific month, on a specific day, at a specific hour or at a specific minute.
- It has a timer interrupt function generating an interrupt upon a specific time or at specific intervals.
- ■It can keep counting while rewriting the time.
- ■It can count leap years automatically.

#### Watch Counter

The Watch Counter wakes up the microcontroller from the low power consumption mode. The clock source can be selected from the main clock, the sub clock, the built-in high-speed CR clock or the built-in low-speed CR clock.

Interval timer: up to 64 s (sub clock: 32.768 kHz)

#### **External Interrupt Controller Unit**

- ■Up to 12 external interrupt input pins
- Non-maskable interrupt (NMI) input pin: 1

#### Watchdog Timer (2 Channels)

The watchdog timer generates an interrupt or a reset when the counter reaches a time-out value.

This series consists of two different watchdogs, hardware watchdog and software watchdog.

The hardware watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the hardware watchdog is active in any low-power consumption modes except RTC, Stop, Deep standby RTC and Deep standby Stop mode.

#### **CRC (Cyclic Redundancy Check) Accelerator**

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.
 CCITT CRC16 Generator Polynomial: 0x1021
 IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

## HDMI-CEC/Remote Control Receiver (Up to 2 Channels)

#### HDMI-CEC transmitter

- Header block automatic transmission by judging Signal free
- Generating status interrupt by detecting Arbitration lost Generating START, EOM, ACK automatically to output
- CEC transmission by setting 1 byte data Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)

#### HDMI-CEC receiver

□ Automatic ACK reply function available □ Line error detection function available

- Remote control receiver
  - □ 4 bytes reception buffer □ Repeat code detection function available

## Smart Card Interface (Max 1 Channel)

- Compliant with ISO7816-3 specification
- Card Reader only/B class card only
- Available protocols
  Transmitter: 8E2, 8O2, 8N2
  Receiver: 8E1, 8O1, 8N2, 8N1, 9N1
  Inverse mode
- TX/RX FIFO integrated (RX: 16-bytes, TX:16-bytes)

#### **Clock and Reset**

□ Main clock:

#### Clocks

A clock can be selected from five clock sources (two external oscillators, two built-in CR oscillator, and main PLL).

8 MHz to 48 MHz





□ Sub clock: 32.768 kHz □ Built-in high-speed CR clock: 8 MHz □ Built-in low-speed CR clock: 100 kHz □ Main PLL clock 8MHz to 16MHz (Input), 75MHz to 150MHz (Output)

#### Resets

- □ Reset request from the INITX pin
- □ Power on reset
- □ Software reset
- □ Watchdog timer reset
- Low-voltage detection reset
- □ Clock supervisor reset

#### Clock Supervisor (CSV)

The Clock Supervisor monitors the failure of external clocks with a clock generated by a built-in CR oscillator.

- If an external clock failure (clock stop) is detected, a reset is asserted.
- If an external frequency anomaly is detected, an interrupt or a reset is asserted.

#### Low-Voltage Detector (LVD)

This series monitors the voltage on the VCC pin with a 2-stage mechanism. When the voltage falls below a designated voltage, the Low-voltage Detector generates an interrupt or a reset.

- LVD1: monitor V<sub>CC</sub> and error reporting via an interrupt
- LVD2: auto-reset operation

#### Low Power Consumption Mode

This series has six low power consumption modes.

- ■Sleep
- ■Timer
- ■RTC
- ■Stop
- Deep standby RTC (selectable between keeping the value of RAM and not)
- Deep standby Stop (selectable between keeping the value of RAM and not)

#### **Peripheral Clock Gating**

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

#### Debug

- Serial Wire Debug Port (SW-DP)
- Micro Trace Buffer (MTB)

#### Unique ID

A 41-bit unique value of the device has been set.

#### **Power Supply**

■Wide voltage range: VCC = 1.65V to 3.6 V

## **Table of Contents**

Features	1
1. Product Lineup	5
2. Packages	6
3. Pin Assignment	7
4. List of Pin Functions	13
5. I/O Circuit Type	26
6. Handling Precautions	31
6.1 Precautions for Product Design	31
6.2 Precautions for Package Mounting	32
6.3 Precautions for Use Environment	34
7. Handling Devices	35
8. Block Diagram	38
9. Memory Map	39
10. Pin Status in Each CPU State	42
11. Electrical Characteristics	45
11.1 Absolute Maximum Ratings	45
11.2 Recommended Operating Conditions	46
11.3 DC Characteristics	47
11.3.1 Current Rating	47
11.3.2 Pin Characteristics	52
11.4 AC Characteristics	53
11.4.1 Main Clock Input Characteristics	53
11.4.2 Sub Clock Input Characteristics	54
11.4.3 Built-in CR Oscillation Characteristics	55
11.4.4 Operating Conditions of Main PLL (In the Case of Using the Main Clock as the Input Clock of the PLL)	56
11.4.5 Operating Conditions of Main PLL (In the Case of Using the Built-in High-Speed CR Clock as the Input Clock	
of the Main PLL)	56
11.4.6 Reset Input Characteristics	57
11.4.7 Power-on Reset Timing	57
11.4.8 Base Timer Input Timing	58
11.4.9 CSIO/SPI/UART Timing	59
11.4.10 External Input Timing	76
11.4.11 I <sup>2</sup> C Timing / I2C Slave Timing	77
11.4.12 I <sup>2</sup> S Timing (MFS-I2S Timing)	78
11.4.13 Smart Card Interface Characteristics	80
11.4.14 SW-DP Timing	81
11.5 12-bit A/D Converter	82
11.6 Low-Voltage Detection Characteristics	85
11.6.1 Low-Voltage Detection Reset	85
11.6.2 Low-Voltage Detection Interrupt	86
11.7 Flash Memory Write/Erase Characteristics	87
11.8 Return Time from Low-Power Consumption Mode	88
11.8.1 Return Factor: Interrupt/WKUP	88
11.8.2 Return Factor: Reset	90
12. Ordering Information	92
13. Package Dimensions	93
Document History	99
Sales Solutions and Legal Information	. 100

## 1. Product Lineup

#### **Memory Size**

Product name	S6E1C11B0A/ S6E1C11C0A/ S6E1C11D0A	S6E1C12B0A/ S6E1C12C0A/ S6E1C12D0A
On-chip Flash memory	64 Kbytes	128 Kbytes
On-chip SRAM	12 Kbytes	16 Kbytes
Function		

## Function

Pi	roduct name	S6E1C12B0A/ S6E1C11B0A	S6E1C12C0A/ S6E1C12C0A	S6E1C11D0A/ S6E1C12D0A		
Pin count		32	48	64		
CPU		Cortex-M0+				
Fre	equency		40.8 MHz			
Power supply	voltage range		1.65 V to 3.6 V			
DSTC			64 ch.			
		4 ch. (Max) Ch 0/1/3 without FIEO	6 ch. (Max) Ch 0/1/3 without FIFO	6 ch. (Max) Ch 0/1/3 without FIFO		
Multi-function	Serial Interface	Ch. 6 with FIFO	Ch.4/6/7 with FIFO	Ch.4/6/7 with FIFO		
(UART/CSIO/I	<sup>12</sup> C/12S)	I2S : No	I2S : 1 ch (Max) Ch. 6 with FIFO	I2S : 2 ch (Max) Ch. 4/6 with FIFO		
Base Timer (PWC/Reload	timer/PWM/PPG)		8 ch. (Max)			
Dual Timer		1 unit				
HDMI-CEC/ R	emote Control	1 ch.(Max) Ch 1				
I2C Slave		OII.1	1 ch (Max)	<i>J</i> / 1		
Smart Card In	terface	No 1 ch (Max)				
Real-time Cloo	ck	1 unit				
Watch Counte	r		1 unit			
CRC Accelera	tor		Yes			
Watchdog time	er		1 ch. (SW) + 1 ch. (HW)			
External Interr	rupt	7 pins (Max), NMI x 1	9 pins (Max), NMI x 1	12 pins (Max), NML x 1		
I/O port		24 pins (Max)	38 pins (Max)	54 pins (Max)		
12-bit A/D con	verter	6 ch. (1 unit)	8 ch. (1 unit)	8 ch. (1 unit)		
CSV (Clock Si	upervisor)	, , , , , , , , , , , , , , , , , , ,	Yes			
LVD (Low-volt	age Detection)		2 ch.			
Built-in CB	High-speed		8 MHz (Typ)			
	Low-speed		100 kHz (Typ)			
Debug Function	on	SW-DP				
Unique ID		Yes				

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.

See "11. Electrical Characteristics 11.4 AC Characteristics 11.4.3 Built-in CR Oscillation Characteristics" for accuracy of built-in CR.

## 2. Packages

Product na	ame S6E1C12B0A/ S6E1C11B0A	S6E1C12C0A/ S6E1C11C0A	S6E1C12D0A/ S6E1C11D0A
LQFP: LQB032 (0.80 mm pitch)	0	-	-
QFN: WNU032 (0.50 mm pitch)	0		
LQFP: LQA048-02 (0.50 mm pit	ch) -	0	-
QFN: WNY048 (0.50 mm pitch)	-	0	-
LQFP: LQD064-02 (0.50 mm pit	ch) -	-	0
QFN: WNS064 (0.50 mm pitch)	-	-	0

O: Available

#### Note:

- See "13. Package Dimensions" for detailed information on each package.

## 3. Pin Assignment

#### LQD064-02



Note:

#### **WNS064**



#### Note:

#### LQA048-02



#### Note:

#### **WNY048**



#### Note:



Note:

#### WNU032



#### Note:

## 4. List of Pin Functions

#### List of Pin Numbers

Pin no.				Din stato	
LQFP-64	LQFP-48	LQFP-32	Pin Function		type
QFN-64	QFN-48	QFN-32		iyhe	iyhe
			P50		
1	1	2	SIN3_1	D	К
			INT00_0		
			P51		
2	2	3	SOT3_1	D	К
			INT01_0		
			P52		
3	3	4	SCK3_1	D	К
			INT02_0		
			P53		
4	4	-	TIOA1_2	D	К
			INT07_2		
			P30		
			SCS60_1		
5	5	-	TIQB0_1	D	К
			INT03_2		
			MI2SWS6_1		
			P31		
			SCK6_1		
6	6	-	SI2CSCL6_1	Н	К
			INT04_2		
			MI2SCK6_1		
			P31		
		5	SCK6_1	ц	K
-	-	5	SI2CSCL6_1		n.
			INT04_2		
			P32		
			SOT6_1		
7	7		SI2CSDA6_1		K
1	7	-	TIOB2_1		n.
			INT05_2	]	
			MI2SDO6_1	]	
			P32		
			SOT6_1	]	
-	-	6	SI2CSDA6_1	н	К
			TIOB2_1	]	
			INT05_2		

	Pin no.				Din state	]
LQFP-64	LQFP-48	LQFP-32	Pin Function		type	
QFN-64	QFN-48	QFN-32		type	type	
			P33	-		
			ADTG_6	-		
8	8	-	SIN6_1	Н	K	
			INT04_0			
			MI2SDI6_1			
			P33			
		7	ADTG_6		K	
-	-	'	SIN6_1		n	
			INT04_0			
			P34			
			SCS61 1			
9	-	-	TIOB4 1	D	К	
			MI2SMCK6 1			
			P34			
-	9	_	SCS61_1	D	к	
	Ũ		MI2SMCK6 1			
			P35			
			SCS62 1			
10	-	-	TIOR5_1	D	К	
			TIOAD 1			
11	-	-		D	K	
			IC1_CIN_0			
			P3A			
			1			
-	10	-	IN103_0	D	К	
			RTCCO_2	-		
			SUBOUT_2			
			P3B			
12	-	-	TIOA1_1	D	K	
			IC1_DATA_0			
-	11	_	P3B	п	ĸ	
			TIOA1_1		1	
			P3C			
13	-	-	TIOA2_1	D	K	
			IC1_RST_0			
	10		P3C	<b>_</b>	LZ.	]
-	12	-	TIOA2_1	ם ן	ĸ	
			P3D			1
14	-	-	TIOA3_1	D	к	
			IC1 VPEN 0	1		

	Pin no.				Din state	
LQFP-64	LQFP-48	LQFP-32	Pin Function		Pin state	
QFN-64	QFN-48	QFN-32		type	туре	
			P3E			
15	-	-	TIOA4_1	D	К	
			IC1_VCC_0			
			P3F			
16	-	-	TIOA5_1	D	К	
			IC1_CLK_0			
17	13	8	MD0	I	F	
10	14		PE2	^	^	
10	14	9	X0	A	A	
10	15	10	PE3	•	P	
19	15	10	X1	A	В	
			P40			
20	-	-	TIOA0_0	D	К	
			INT12_1			
			P41			
21	-	-	TIOA1_0	D	к	
			INT13 1			
			P42			
22	-	-	TIOA2 0	D	К	
			 P43			
23	-	-	ADTG 7	D	к	
			TIOA3 0			
			P4C			
24	-	-	SCK7 1	D	К	
			TIOB3 0			
			 P4C			
-	16	-	SCK7 1	D	к	
			 P4D			
25	17	-	SOT7 1	D	К	
			 P4E			
26	18	-	SIN7 1	D	к	
	_		INT06 2			
27	19	11	VCC	_	-	
28	20	12	C	-	-	
29	21	13	VSS	-		
			P46			
30	22	14	X0A	С	С	
			P47			
31	23	15	X1A	С	D	
32	24	16	INITX	В	E	
			P60	-		
			TIOA2 2	-		
33	25	17	INT15_1	Н	K	
			CEC1 0	-		
		1		1		

	Pin no.				<b>D</b>
LQFP-64	LQFP-48	LQFP-32	Pin Function	I/O circuit	Pin state
QFN-64	QFN-48	QFN-32		type	туре
			P1E		
34	-	-	RTS4 1	D	К
			MI2SMCK4 1		
			 P1D		
35	-	-	CTS4 1	D	к
			MI2SWS4 1		
			P1C		
36	-	-	SCK4_1	р	к
			MI2SCK4 1	1 -	
			P1B		
37	-		SOT4 1		к
0.			MI2SD04_1	1 -	
			P1B		
-	26	-	SOT4 1	D	K
			P1A		
			SIN4 1		
38	_	_	INT05_1	н	к
00			CEC0_0		
			MI2SDI4 1		
			P1A		
			SIN4 1		
-	27	-	INT05_1	Н	К
			CEC0_0		
			P1F		
39	-	-	ADTG 5	D	K
			P10		
40	28	18	AN00	F	J
			P11		
			AN01		
41	29	19	SIN1 1	G	J
			INT02_1		
			WKUP1	-	
			P12		
42	30	20	AN02	F	J
			SOT1 1		
			P13		
			AN03		
43	31	21	SCK1_1	F	J
			BTCCO 1		, i i i i i i i i i i i i i i i i i i i
			SUBOUT 1	1	
			P14		
			AN04	1	
44	32	-	SIN0_1	F	J
			SCS10_1	1	
			INT03 1	1	
	1	1		1	

	Pin no.				Dis state
LQFP-64	LQFP-48	LQFP-32	Pin Function		Pin state
QFN-64	QFN-48	QFN-32		туре	туре
			P15		
45			AN05		
45	33	-	SOT0_1		J
			SCS11 1		
			P23		
10	24		AN06		
46	34	22	SCK0_0		J
			TIOA7_1		
			P22		
47	35	23	AN07	F	J
			TIOB7_1		
48	36	24	VCC	-	-
49	37	-	AVRH *	-	-
50	38	25	AVRL	-	-
			P21		
51	39	26	INT06 1	E	к
			WKUP2		
			P00		
52	-	-	WKUP4	E	К
			P01		
53	40	27	SWCLK	D	к
			SOT0 0		
			P02	_	
54	-	-	WKUP5	E	K
			P03		
	41		SWDIO		
55		28	SIN0 0	D	К
			TIOB7 0		
			P05		
			MD1		
56	42	29	TIOA5_2	E	к
			INT00_1		
			WKUP3		
57	43	-	VCC	-	-
58	44	30	P80	J	G
59	45	31	P81	J	G
60	46	32	VSS	-	-
~ ~ ~	47		P61		17
61	47	-	TIOB2_2		ĸ
			P0B		
62	-	-	TIOB6_1	E	к
			WKUP6	1	
			P0C		
63	-	-	TIOA6_1	E	к
			WKUP7	1	

	Pin no.			1/O oirouit	Din state
LQFP-64	LQFP-48	LQFP-32	Pin Function		
QFN-64	QFN-48	QFN-32		type	type
			P0F		
		10	NMIX		
	10		WKUP0	-	
04	40		RTCCO_0		I
			SUBOUT_0		
			CROUT_1		

\*: In case of 32-pin package, AVRH pin is internally connected to VCC pin.

### List of Pin Functions

				Pin no.	
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32
			QFN-64	QFN-48	QFN-32
	ADTG_5		39	-	-
ADC	ADTG_6	A/D converter external trigger input pin	8	8	7
	ADTG_7		23	-	-
	AN00		40	28	18
	AN01		41	29	19
	AN02		42	30	20
400	AN03	A/D converter analog input pin.	43	31	21
ADC	AN04	ANxx describes ADC ch.xx.	44	32	-
	AN05		45	33	-
	AN06		46	34	22
	AN07		47	35	23
	TIOA0_0		20	-	-
Base Timer 0	TIOA0_1	Base timer ch.0 TIOA pin	11	10	-
	TIOB0_1	Base timer ch.0 TIOB pin	5	5	-
	TIOA1_0		21	-	-
Base Timer 1	TIOA1_1	Base timer ch.1 TIOA pin	12	11	-
	TIOA1_2		4	4	-
	TIOA2_0		22	-	-
	TIOA2_1	Base timer ch.2 TIOA pin	13	12	-
Base Timer 2	TIOA2_2		33	25	17
	TIOB2_1	Page times at 0 TIOD air	7	7	6
	TIOB2_2	Base timer cn.2 HOB pin	61	47	-
	TIOA3_0		23	-	
Base Timer 3	TIOA3_1	Base timer cn.3 TIOA pin	14	-	-
	TIOB3_0	Base timer ch.3 TIOB pin	24	-	-
	TIOA4_1	Base timer ch.4 TIOA pin	15	-	-
Base Timer 4	TIOB4_1	Base timer ch.4 TIOB pin	9	-	-
	TIOA5_1		16	-	-
Base Timer 5	TIOA5_2	Base timer cn.5 HOA pin	56	42	29
	TIOB5_1	Base timer ch.5 TIOB pin	10	-	-
Dana Timan C	TIOA6_1	Base timer ch.6 TIOA pin	63	-	-
Base Timer 6	TIOB6_1	Base timer ch.6 TIOB pin	62	-	-
	TIOA7_1	Base timer ch.7 TIOA pin	46	34	22
Base Timer 7	TIOB7_0	Page times of 7 TIOD	55	41	28
	TIOB7_1	base umer cn.7 HOB pin	47	35	23
Debugger	SWCLK	Serial wire debug interface clock input pin	53	40	27
Depugger	SWDIO	Serial wire debug interface data input / output pin	55	41	28

			Pin no.			
Pin function	Pin name	Function description	LQFP-64	LQFP-48	LQFP-32	
			QFN-64	QFN-48	QFN-32	
	INT00_0	External interrupt request 00 input pin	1	1	2	
	INT00_1	External interrupt request of input pin	56	42	29	
	INT01_0	External interrupt request 01 input pin	2	2	3	
	INT02_0	External interrupt request 02 input pin	3	3	4	
	INT02_1	External Interrupt request 02 input pin	41	29	19	
	INT03_0		11	10	-	
	INT03_1	External interrupt request 03 input pin	44	32	-	
	INT03_2		5	5	-	
	INT04_0	Esternel intervent request 04 input siz	8	8	7	
External	INT04_2	External Interrupt request 04 input pin	6	6	5	
Interrupt	INT05_1		38	27	-	
	INT05_2	External interrupt request 05 input pin	7	7	6	
	INT06 1		51	39	26	
	INT06 2	External interrupt request 06 input pin	26	18	-	
	INT07 2	External interrupt request 07 input pin	4	4	-	
		External interrupt request 08 input pin	10	-	_	
	INT12_1	External interrupt request 12 input pin	20	-	_	
	INT13_1	External interrupt request 13 input pin	21	-	_	
	INT15_1	External interrupt request 15 input pin	33	25	17	
		Non-Maskable Interrupt input pin	64	48	1	
	P00		52	-	-	
	P01		53	40	27	
	P02		54	-	-	
	P03		55	41	28	
GPIO	P05	General-purpose I/O port 0	56	42	29	
	P0B		62	-	23	
	POC		63	-		
	POE		64	18	1	
	P10		10	40	19	
	P10		40	20	10	
	FII D10	-	41	29	19	
	P12		42	30	20	
	P13		43	31	21	
	P14		44	32		
GPIO	P15	General-purpose I/O port 1	45	33	-	
	P1A		38	27	-	
	P1B	-	37	26	-	
	P1C	4	36	-	-	
	P1D	4	35	-	-	
	P1E	4	34	-	-	
	P1F		39	-	-	
	P21		51	39	26	
GPIO	P22	General-purpose I/O port 2	47	35	23	
	P23		46	34	22	

	Pin name	Function description	Pin no.		
Pin function			LQFP-64	LQFP-48	LQFP-32
			QFN-64	QFN-48	QFN-32
GPIO	P30	General-purpose I/O port 3	5	5	-
	P31		6	6	5
	P32		7	7	6
	P33		8	8	7
	P34		9	9	-
	P35		10	-	-
	P3A		11	10	-
	P3B		12	11	-
	P3C		13	12	-
	P3D		14	-	-
	P3E		15	-	-
	P3F		16	-	-
	P40		20	-	-
	P41		21	-	-
	P42		22	-	-
	P43		23	-	-
GPIO	P46	General-purpose I/O port 4	30	22	14
	P47		31	23	15
	P4C		24	16	-
	P4D		25	17	-
	P4E		26	18	-
	P50	General-purpose I/O port 5	1	1	2
	P51		2	2	3
GPIO	P52		3	3	4
	P53		4	4	-
	P60		33	25	17
GPIO	P61	General-purpose I/O port 6	61	47	-
	P80		58	44	30
GPIO	P81	General-purpose I/O port 8	59	45	31
	PE2		18	14	9
GPIO	PE3	General-purpose I/O port E	19	15	10
	SIN0_0	Multi-function serial interface ch.0 input	55	41	28
	SIN0_1	pin	44	32	-
	SOT0_0	Multi-function serial interface ch.0 output	52	10	27
Multi-function Serial 0	(SDA0_0)	pin. This pin operates as SOT0 when	55	40	21
		used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA0 when used as an I2C pin (operation	45	33	
	SOT0_1				_
	(SDA0_1)				
		mode 4).			
		Multi-function serial interface ch.0 clock			
	SCK0_0 (SCL0_0)	I/O pin. This pin operates as SCK0	46		
		when used as a CSIO pin (operation		34	22
		mode 2) and as SCL0 when used as an			
		I2C pin (operation mode 4).			

	Pin name	Function description	Pin no.			
Pin function			LQFP-64	LQFP-48	LQFP-32	
			QFN-64	QFN-48	QFN-32	
Multi-function Serial 1	SIN1_1	Multi-function serial interface ch.1 input pin	41	29	19	
	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA1 when used as an I2C pin (operation mode 4).	42	30	20	
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when used as a CSIO pin (operation mode 2) and as SCL1 when used as an I2C pin (operation mode 4).	43	31	21	
	SCS10_1	Multi-function serial interface ch.1 serial chip select 0 input/output pin.	44	32	-	
	SCS11_1	Multi-function serial interface ch.1 serial chip select 1 output pin.	45	33	-	
Multi-function Serial 3	SIN3_1	Multi-function serial interface ch.3 input pin	1	1	2	
	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA3 when used as an I2C pin (operation mode 4).	2	2	3	
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when used as a CSIO (operation mode 2) and as SCL3 when used as an I2C pin (operation mode 4).	3	3	4	

	Pin name	Function description	Pin no.			
Pin function			LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32	
Multi-function Serial 4	SIN4_1	Multi-function serial interface ch.4 input pin	38	27	-	
	SOT4_1 (SDA4_1)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA4 when used as an I2C pin (operation mode 4).	37	26	-	
	SCK4_1 (SCL4_1)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when used as a CSIO (operation mode 2) and as SCL4 when used as an I2C pin (operation mode 4).	36	-	-	
	CTS4_1	Multi-function serial interface ch4 CTS input pin	35	-	-	
	RTS4_1	Multi-function serial interface ch4 RTS output pin	34	-	-	
Multi-function Serial 6	SIN6_1	Multi-function serial interface ch.6 input pin	8	8	7	
	SOT6_1 (SDA6_1)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA6 when used as an I2C pin (operation mode 4).	7	7	6	
	SCK6_1 (SCL6_1)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when used as a CSIO (operation mode 2) and as SCL6 when used as an I2C pin (operation mode 4).	6	6	5	
	SCS60_1	Multi-function serial interface ch.6 serial chip select 0 input/output pin.	5	5	-	
	SCS61_1	Multi-function serial interface ch.6 serial chip select 1 output pin.	9	9		
	SCS62_1	Multi-function serial interface ch.6 serial chip select 2 output pin.	10	-	-	
Multi-function Serial 7	SIN7_1	Multi-function serial interface ch.7 input pin	26	18	-	
	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA7 when used as an I2C pin (operation mode 4).	25	17	-	
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when used as a CSIO (operation mode 2) and as SCL7 when used as an I2C pin (operation mode 4).	24	16	_	

	Pin name		Pin no.			
Pin function		Function description	LQFP-64	LQFP-48	LQFP-32	
		-	QFN-64	QFN-48	QFN-32	
	MI2SDI4_1	I2S Serial Data Input pin (operation mode 2).	38	-	-	
	MI2SDO4_1	I2S Serial Data Output pin (operation mode 2).	37	-	-	
	MI2SCK4_1	I2S Serial Clock Output pin (operation mode 2).	36	-	-	
	MI2SWS4_1	I2S Word Select Output pin (operation mode 2).	35	-	-	
12S(MES)	MI2SMCK41	I2S Master Clock Input/output pin (operation mode 2).	34	-	-	
123(1011-3)	MI2SDI6_1	I2S Serial Data Input pin (operation mode 2).	8	8	-	
	MI2SDO6_1	I2S Serial Data Output pin (operation mode 2).	7	7	-	
	MI2SCK6_1	I2S Serial Clock Output pin (operation mode 2).	6	6	-	
	MI2SWS6_1	I2S Word Select Output pin (operation mode 2).	5	5	-	
	MI2SMCK6_ 1	I2S Master Clock Input/output pin (operation mode 2).	9	9	-	
	IC1_CIN_0	Smart Card insert detection output pin	11	-	-	
	IC1_CLK_0	Smart Card serial interface clock output pin	16	-	-	
Smart Card Interface	IC1_DATA_0	Smart Card serial interface data input pin	12	-	-	
	IC1_RST_0	Smart Card reset output pin	13	-	-	
	IC1_VCC_0	Smart Card power enable output pin	15	-	-	
	IC1_VPEN_0	Smart Card programming output pin	14	-	-	
Real-time Clock	RTCCO_0	0.5 seconds pulse output pin of	64	48	1	
	RTCCO_1	real-time clock	43	31	21	
	RTCCO_2		11	10	-	
	SUBOUT_0		64	48	1	
	SUBOUT_1	Sub clock output pin	43	31	21	
	SUBOUT_2		11	10	-	
HDMI-CEC/Re mote Control Reception	CEC0_0	HDMI-CEC/Remote Control Reception ch.0 input/output pin	38	27	-	
	CEC1_0	HDMI-CEC/Remote Control Reception ch.1 input/output pin	33	25	17	

	Pin name	Function description	Pin no.		
Pin function			LQFP-64	LQFP-48	LQFP-32
			QFN-64	QFN-48	QFN-32
Low Power	WKUP0	Deep Standby mode return signal input pin 0	64	48	1
	WKUP1	Deep Standby mode return signal input pin 1	41	29	19
	WKUP2	Deep Standby mode return signal input pin 2	51	39	26
	WKUP3	Deep Standby mode return signal input pin 3	56	42	29
Mode	WKUP4	Deep Standby mode return signal input pin 4	52	-	-
	WKUP5	Deep Standby mode return signal input pin 5	54	-	-
	WKUP6	Deep Standby mode return signal input pin 6	62	-	-
	WKUP7	Deep Standby mode return signal input pin 7	63	-	-
	SI2CSCL6_1	I2C Clock Pin	6	6	5
120 Slave	SI2CSDA6_1	I2C Data Pin	7	7	6
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	32	24	16
MODE	MD0	Mode 0 pin. During normal operation, input MD0="L". During serial programming to Flash memory, input MD0="H".	17	13	8
	MD1	Mode 1 pin. During normal operation, input is not needed. During serial programming to Flash memory, MD1 = "L" must be input.	56	42	29
	X0	Main clock (oscillation) input pin	18	14	9
	X0A	Sub clock (oscillation) input pin	30	22	14
CLOCK	X1	Main clock (oscillation) I/O pin	19	15	10
OLOOK	X1A	Sub clock (oscillation) I/O pin	31	23	15
	CROUT_1	Built-in high-speed CR oscillation clock output port	64	48	1
POWER	VCC		27	19	11
	VCC	Power supply pin	48	36	24
	VCC		57	43	
GND	VSS		29	21	13
	VSS	ן מאט pin	60	46	32
Analog Reference	AVRH *	A/D converter analog reference voltage input pin	49	37	-
	AVRL	A/D converter analog reference voltage input pin	50	38	25
C pin	С	Power supply stabilization capacitance pin	28	20	12

\*: In case of 32-pin package, AVRH pin is internally connected to VCC pin.

## 5. I/O Circuit Type











### 6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

#### 6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### **Recommended Operating Conditions**

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### Latch-Up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

#### **Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

#### Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

#### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

#### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1  $M\Omega$ ).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

#### 6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.



### 7. Handling Devices

#### **Power Supply Pins**

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between each Power supply pin and GND pin, between AVRH pin and AVRL pin near this device.

#### Stabilizing Supply Voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

#### **Crystal Oscillator Circuit**

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

#### Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

■Surface mount type

Size: More than 3.2 mm × 1.5 mm

Load capacitance: Approximately 6 pF to 7 pF

#### ■Lead type

Load capacitance: Approximately 6 pF to 7 pF
# **Using an External Clock**

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.

However in the Deep Standby mode, an external clock as an input of the sub clock cannot be used.



## Handling when Using Multi-Function Serial Pin as I<sup>2</sup>C Pin

If it is using the multi-function serial pin as I<sup>2</sup>C pins, P-ch transistor of digital output is always disabled. However, I<sup>2</sup>C pins need to keep the electrical characteristic like other pins and not to connect to the external I<sup>2</sup>C bus system with power OFF.

#### C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.

Incidentally, the C pin becomes floating in Deep standby mode.



#### Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

#### Notes on Power-on

Turn power on/off in the following order or at the same time.

Turning on :	VCC →AVRH
Turning off :	$AVRH \to VCC$

#### Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise; perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

# Differences in Features Among the Products with Different Memory Sizes and Between Flash Memory Products and MASK Products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

#### Pull-Up Function of 5 V Tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

#### Handling when Using Debug Pins

When debug pins (SWDIO/SWCLK) are set to GPIO or other peripheral functions, set them as output only; do not set them as input.



# 8. Block Diagram



# 9. Memory Map

# Memory Map (1)





\*: See "S6E1C1/C3 Series Flash Programming Manual" to check details of the Flash memory.

# Peripheral Address Map

Start address	End address	Bus	Peripheral
0x4000_0000	0x4000_0FFF		Flash memory I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog Timer
0x4001_2000	0x4001_2FFF		Software Watchdog Timer
0x4001 3000	0x4001 4FFF	APB0	Reserved
0x4001 5000	0x4001 5FFF		Dual-Timer
0x4001 6000	0x4001 FFFF		Reserved
0x4002 0000	0x4002_0FFF		Reserved
0x4002 1000	0x4002 3FFF		Reserved
	0x4002 4FFF		Reserved
	0x4002 5FFF		Base Timer
	0x4002 6FFF		Reserved
0x4002 7000	0x4002 7FFF		A/D Converter
0x4002 8000	0x4002 DFFF		Reserved
0x4002 E000	0x4002_EFFF		Built-in CB trimming
0x4002 F000	0x4002 FFFF		Reserved
0x4003 0000	0x4003 0FFF		External Interrupt Controller
0x4003 1000	0x4003_1FFF		Interrupt Request Batch-Bead Function
0x4003 2000	0x4003 2FFF		Reserved
			GPIO
0x4003 4000	0x4003 4FFF	APR1	HDMI-CEC/Remote Control Receiver
0x4003_5000	0x4003_5FFF		Low-Voltage Detection / DS mode / Vref Calibration
0x4003_6000	0x4003_6FFF		Reserved
0x4003_7000	0x4003_77FF		Reserved
0x4003_7800	0x4003_79FF		I2C Slave
0x4003_7A00	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function Serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_C0FF		Low-speed CR Prescaler
0x4003_C100	0x4003_C7FF		Peripheral Clock Gating
0x4003_C800	0x4003_C8FF		Reserved
0x4003_C900	0x4003_C9FF		Smart Card Interface
0x4003_CA00	0x4003_CAFF	•	MFS-I2S Clock Generator
0x4003_0B00			Reserved
0x4004_0000	0x4004_FFFF	1	Reserved
0x4006 1000	0x4006 1FFF	AHB	DSTC
0x4006_2000	0x41FF_FFFF	1	Reserved

# 10. Pin Status in Each CPU State

Tuno	Solocted Din function		CPU s	state						
туре			(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)
	Main osillation circuit	Main osillation circuit	0.5	0.5	OF	OF	OF	0.5	0.5	0.5
	selected *1	selected	00	00				00	00	00
Α		Main clock external	-	_	IF/IS	IF/IS	IF/IS	IS	IS	IS
	Digital I/O slected *2	input selected			,	,				
		GPIO selected	-	-	PC	HC	IS	HS	IS	HS
_	Main osillation circuit	Main osillation circuit	os	os	OE	OE	OE	os	os	OS
В	selected *1	selected								
	Digital I/O slected *2	GPIO selected	-	-	PC	HC	IS	GS	IS	GS
	Sub osillation circuit	Sub osillation circuit	os	OE	OE	OE	OE	OE	OE	OE
•	selected *1	selected								
C		Sub clock external	-	-	IE/IS	IE/IS	IE/IS	IS	IS	IS
	Digital I/O slected *2	input selected								
		GPIO selected	-	-	PC	НС	IS	HS	IS	HS
P		Sub osiliation circuit	os	OE	OE	OE	OE	OE	OE	OE
U		selected					10		10	
	Digital I/O slected *2	GPIO selected	- Thic -		PC	HC Din C'''		HS stor is a		HS
Е	Digital I/O slected	INITX input	linnut in		al input	pin, pull	up regis	ster is o	n, and C	iigital
			This si	nie diait			up roci	tor ic n	one dia	ital
F	Digital I/O slected	MD0 input	innut in	no pin is digital input pin, pun op register is none, digital						
G	Digital I/O sleated *6	GPIO selected	input is				siaie	ЦС	16	ЦС
9			10		GP		13	пэ	13	пэ
н	H Digital I/O slected	SW selected	IS	۱۳ *5	PC	IP	IP	IP	IP	IP
	Digital i/O biobled	GPIO selected	-	-	PC.	HC	IS	HS	IS	HS
		NMI selected	-	-	IP	IP	IP	-	-	-
		WKUP0 enable and								
I	Digital I/O slected	input selected	-	-	IP	IP	IP	IP	IP	IP
		GPIO selected	IS	IE	PC	нс	IS	-	-	-
		Analog input	A							
	Analog input selected *3	selected	Analog	input is	enalbe	in all CF	'∪ state			
		WKUP enable and					15		15	
		input selected	-	-			P	IP	IP	IP
J		Exterrnal interrupt enable						00	10	
	Digital I/O slected *4	and input selected	_	_				65	15	60
		GPIO selected	-	-	PC	HC	IS	HS	IS	HS
		Resource other than				ЦС	16	Ge	19	Ge
		above selected	_				13	65	10	33
		CEC pin selected	-	-	CP	CP	CP	CP	CP	CP
		WKUP enable and			ID	ID	ID	IP	ID	IP
		input selected								117
		I2CSLAVE enable selected	-	-	PC	HC	IP	GS	IS	GS
К	Digital I/O slected	Exterrnal interrupt enable	_		PC	нс	ID	GS	21	69
		and input selected	_				115	00	10	00
		GPIO selected	IS	IE	PC	HC	IS	HS	IS	HS
		Resource other than	_		PC	но	15	G٩	19	GS
		above selected	-	-				00	10	33

The following table shows pin status in each CPU state.

Each term in above table have the following meanings.

# Туре

This indicates a pin status type that is shown in "pin list table" in "4. List of Pin Functions"

# **Selected Pin function**

This indicates a pin function that is selected by user program.

## **CPU** state

This indicates a state of the CPU that is shown below.

- (1) Reset state. CPU is initialized by Power-on reset or a reset due to low Power voltage supply.
- (2) Reset state. CPU is initialized by INITX input signal or system initialization after power on reset.
- (3) Run mode or SLEEP mode state.
- (4) Timer mode, RTC mode or STOP mode state.
- The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB\_CTL) is set to "0".
   Timer mode, RTC mode or STOP mode state.
- <sup>(5)</sup> The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB\_CTL) is set to "1".
- (6) Deep standby STOP mode or Deep standby RTC mode state,
- The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB\_CTL) is set to "0" Deep standby STOP mode or Deep standby RTC mode state,
- (7) The standby pin level setting bit (SPL) in the Standby Mode Control Register (STB\_CTL) is set to "1"
   Run mode state after returning from Deep Standby mode.
- (8) (I/O state hold function(CONTX) is fixed at 1)

#### Each pin status

The meaning of the symbols in the pin status table is as follows.

- IS Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is shut off by fixed 0.
- IE Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is not shut off.
- IP Digital output is disabled. (Hi-Z) Pull up register is defined by the value of the PCR register. Digital input is not shut off.
- IE/IS Digital output is disabled. (Hi-Z) Pull up register is off. Digital input is shut off in case of the OSC stop. Digital input is not shut off in case of the OSC operation.
- OE The OSC is in operation state. However, it may be stopped in some operation mode of the CPU.
- For detail, see chapter "Low Power Consumption Mode" in peripheral manual.
- OS The OSC is in stop state. (Hi-Z)
- PC Digital output and pull up register is controlled by the register in the GPIO or peripheral function. Digital input is not shut off
- CP Digital output is controlled by the register in the GPIO or peripheral function. Pull up register is off. Digital input is not shut off.
- HC Digital output and pull up register is maintained the status that is immediately prior to entering the current CPU state. Digital input is not shut off
- HS Digital output and pull up register is maintained the status that is immediately prior to entering the current CPU state. Digital input is shut off
- GS Digital output and pull up register is copied the GPIO status that is immediately prior to entering the current CPU state and the status is maintained. Digital input is shut off

#### Additional note

Additional note is described below.

- \*1 In this type, when internal oscillation function is selected, digital output is disabled. (Hi-Z) pull up register is off, digital input is shut off by fixed 0.
- \*2 In this type, when Digital I/O function is selected, internal oscillation function is disabled.
- \*3 In this type, when analog input function is selected, digital output is disabled, (Hi-Z). pull up register is off, digital input is shut off by fixed 0.
- \*4 In this type, when Digital I/O function is selected, analog input function is not available.
- \*5 In this case, PCR register is initialized to "1". Pull up register is on.
- \*6 This pin does not have pull up register.

# **11. Electrical Characteristics**

# 11.1 Absolute Maximum Ratings

Paramotor	Symbol	Ra	ting	Unit	Romarke	
Falailletei	Symbol	Min	Max	Unit	nemarks	
Power supply voltage*1, *2	Vcc	Vss - 0.5	Vss + 4.6	V		
Analog reference voltage*1, *3	AVRH	Vss - 0.5	V <sub>SS</sub> + 4.6	V		
Input voltage*1	Vı	V <sub>SS</sub> - 0.5	V <sub>CC</sub> + 0.5 (≤ 4.6 V)	V		
		V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	5 V tolerant	
Analog pin input voltage*1	VIA	V <sub>SS</sub> - 0.5	V <sub>CC</sub> + 0.5 (≤ 4.6 V)	V		
Output voltage*1	Vo	V <sub>SS</sub> - 0.5	Vcc + 0.5 (≤ 4.6 V)	V		
L level maximum output current*4	lol	-	10	mA	4 mA type	
L level average output current*5	IOLAV	-	4	mA	4 mA type	
L level total maximum output current	Σlop	-	100	mA		
L level total average output current*6	ΣΙοιαν	-	50	mA		
H level maximum output current*4	Іон	-	- 10	mA	4 mA type	
H level average output current*5	Іонач	-	- 4	mA	4 mA type	
H level total maximum output current	ΣІон	-	- 100	mA		
H level total average output current*6	∑Іона∨	-	- 50	mA		
Power consumption	PD	-	200	mW		
Storage temperature	TSTG	- 55	+ 150	°C		

\*1: These parameters are based on the condition that Vss= 0 V.

\*2: Vcc must not drop below Vss - 0.5 V.

\*3: Ensure that the voltage does not to exceed Vcc + 0.5 V at power-on.

\*4: The maximum output current is the peak value for a single pin.

\*5: The average output is the average current for a single pin over a period of 100 ms.

\*6: The total average output current is the average current for all pins over a period of 100 ms.

#### <WARNING>

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# **11.2 Recommended Operating Conditions**

$\Lambda I$	$\sim$	^	11
	0	0	٧١
( <b>v</b> 33-	υ.	0	• /

Paramotor	Symbol	Conditions	Va	lue	Unit	Remarks	
Faiailletei	Symbol	Conditions	Min	Max	Onit		
Power supply voltage	Vcc	-	1.65 * <sup>2</sup>	3.6	V		
	AVRH	-	2.7	Vcc	V	V <sub>CC</sub> ≥2.7 V	
Analog reference voltage			Vcc	Vcc	V	Vcc < 2.7 V	
	AVRL	-	VSS	VSS	V		
Smoothing capacitor	Cs	-	1	10	μF	For regulator*1	
Operating temperature	Та	-	- 40	+ 105	°C		

\*1: See "C Pin" in "7. Handling Devices" for the connection of the smoothing capacitor.

\*2: In between less than the minimum power supply voltage reset / interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.

#### <WARNING>

- 1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- 2. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
- 3. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
- 4. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



# **11.3 DC Characteristics**

## 11.3.1 Current Rating

Symbol	Conditions		HCLK	Value		Unit	Pomarke
(Pin Name)			Frequency <sup>*₄</sup>	Typ⁺¹	Max*2	Unit	nemarks
		8 MHz external clock input, PLL ON*8	8 MHZ	1.4	2.7		
		NOP code executed	20 MHZ	2.6	4.1	mA	*3
		All peripheral clock stopped by CKENx	40 MHZ	3.9	5.6		
	Run mode,	8 MHz external clock input, PLL ON*8	8 MHZ	1.3	2.6		
	code executed	Benchmark code executed	20 MHZ	2.3	3.8	mA	*3
	from Flash	PCLK1 stopped	40 MHZ	3.4	5.1		
		8 MHz crystal oscillation, PLL ON <sup>*8</sup>	8 MHZ	1.6	3.0		
		NOP code executed	20 MHZ	2.8	4.4	mA	*3, *9
		All peripheral clock stopped by CKENx	40 MHZ	4.1	5.9		
	Run mode,	8 MHz external clock input, PLL ON*8	8 MHZ	1.0	2.1		
lee	code executed	NOP code executed	20 MHZ	1.7	2.9	mA	*3
(VCC)	from RAM	All peripheral clock stopped by CKENx	40 MHZ	2.7	4.0		
Run mode, code executed from Flash	8 MHz external clock input, PLL ON NOP code executed Built-in high speed CR stopped PCLK1 stopped	40 MHZ	1.6	3.1	mA	*3,*6,*7	
		Built-in high speed CR <sup>*5</sup> NOP code executed All peripheral clock stopped by CKENx	8 MHZ	1.1	2.4	mA	*3
	Run mode, code executed from Flash	32 kHz crystal oscillation NOP code executed All peripheral clock stopped by CKENx	32 kHZ	240	1264	μA	*3
		Built-in low speed CR NOP code executed All peripheral clock stopped by CKENx	100 kHZ	246	1271	μA	*3
		0 MULT automatical all and DULL ON <sup>18</sup>	8 MHZ	0.8	1.9		
		8 MHZ external clock input, PLL ON *	20 MHZ	1.3	2.4	mA	*3
			40 MHZ	1.8	3.0		
	Sleep	Built-in high speed CR <sup>*5</sup> All peripheral clock stopped by CKENx	8 MHZ	0.6	1.7	mA	*3
(VCC)	operation	32 kHz crystal oscillation All peripheral clock stopped by CKENx	32 kHZ	237	1261	μΑ	*3
		Built-in low speed CR All peripheral clock stopped by CKENx	100 kHZ	238	1262	μA	*3

\*1 : T<sub>A</sub>=+25°C,V<sub>CC</sub>=3.3 V \*2 : T<sub>A</sub>=+105°C,V<sub>CC</sub>=3.6 V

\*3 : All ports are fixed
\*4 : PCLK0 is set to divided rate 8
\*5 : The frequency is set to 8 MHz by trimming
\*6 : Flash sync down is set to FRWTR.RWT=111 and FSYNDN.SD=1111
\*7 : VCC=1.65 V

\*8 : When HCLK=8 MHz, PLL OFF \*9 : When IMAINSEL bit(MOSC\_CTL:IMAINSEL) is "10" (default).

	Symbol		Va	alue		<b>D</b>	
Parameter	(Pin Name)	Cor	nditions	Тур	Max	Unit	Remarks
		Stop mode	Ta=25°C Vcc=3.3 V	12.4	52.4	μA	*1, *2
	Іссн (VCC)		Ta=25°C Vcc=1.65 V	12.0	52.0	μA	*1, *2
			Ta=105°C Vcc=3.6 V	-	597	μA	*1, *2
Power supply current	ICCT (VCC)		Ta=25°C Vcc=3.3 V 32 kHz Crystal oscillation	15.6	55.6	μA	*1, *2
		Sub timer mode	Ta=25°C Vcc=1.65 V 32 kHz Crystal oscillation	15.0	55.0	μA	*1, *2
			Ta=105°C Vcc=3.6 V 32 kHz Crystal oscillation	-	601	μA	*1, *2
	I <sub>CCR</sub> (VCC)		Ta=25°C Vcc=3.3 V 32 kHz Crystal oscillation	13.2	53.2	μA	*1, *2
		RTC mode	Ta=25°C Vcc=1.65 V 32 kHz Crystal oscillation	12.7	52.7	μA	*1, *2
			Ta=105°C Vcc=3.6 V 32 kHz Crystal oscillation	-	598	μA	*1, *2

\*1: All ports are fixed. LVD off. Flash off. \*2: When CALDONE bit(CAL\_CTL:CALDONE) is "1". In case of "0", Bipolar Vref current is added.

	Symbol							_
Parameter	(Pin Name)		Conditions					Remarks
			RAM off	Ta=25°C Vcc=3.3 V	0.58	1.85	μA	*1, *2
				Ta=25°C Vcc=1.65 V	0.56	1.83	μA	*1, *2
Іссно	Deep standby		Ta=105°C Vcc=3.6 V	-	46	μA	*1, *2	
	(VCC)	Stop mode	RAM on	Ta=25°C Vcc=3.3 V	0.78	6.6	μA	*1, *2
				Ta=25°C Vcc=1.65 V	0.76	6.6	μA	*1, *2
Power	Power			Ta=105°C Vcc=3.6 V	-	88	μA	*1, *2
current		I <sub>CCRD</sub> Deep standby VCC) RTC mode	RAM off	Ta=25°C Vcc=3.3 V	1.16	2.4	μA	*1, *2
				Ta=25°C Vcc=1.65 V	1.15	2.4	μA	*1, *2
	ICCRD			Ta=105°C Vcc=3.6 V	-	46	μA	*1, *2
	(VCC)			Ta=25°C Vcc=3.3 V	1.37	7.2	μA	*1, *2
			RAM on	Ta=25°C Vcc=1.65 V	1.35	7.2	μA	*1, *2
				Ta=105°C Vcc=3.6 V	-	88	μA	*1, *2

\*1: All ports are fixed. LVD off. \*2: When CALDONE bit(CAL\_CTL:CALDONE) is "1". In case of "0", Bipolar Vref current is added.

# LVD Current

# (V<sub>CC</sub>=1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Pin	Conditions	Va	lue	Unit	Pomarka
Falametei	Symbol	Name	Conditions	Тур	Max	Unit	nemarks
Low-Voltage				0.15	0.3	μA	For occurrence of reset
detection circuit (LVD) power supply current	ICCLVD	VCC	At operation	0.10	0.3	μA	For occurrence of interrupt

# **Bipolar Vref Current**

(V<sub>CC</sub>=1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Deremotor	Symbol	Pin	Conditiono	Value		Unit	Bomorko
Farameter	Symbol	Name	Conditions	Тур	Max	Unit	nemarks
Bipolar Vref Current	ICCBGR	VCC	At operation	100	200	μA	

# Flash Memory Current

 $(V_{CC}=1.65 \text{ V to } 3.6 \text{ V}, V_{SS}=0 \text{ V}, T_{A}=-40^{\circ}\text{C to }+105^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Conditions	Value		Unit	Bomarke
Falallelel	Symbol	Name	conditions	Тур	Max	Unit	neillaiks
Flash memory write/erase current	Iccflash	VCC	At Write/Erase	4.4	5,6	mA	

# A/D converter Current

(Vcc=1.65 V to 3.6 V, Vss= 0 V, Ta=- 40°C to +105°C)

Parameter	Symbol	Pin Name	Conditions	Va Typ	lue Max	Unit	Remarks
Power supply current		VCC	At operation	0.5	0.75	mA	
Reference power supply			At operation	0.69	1.3	mA	AVRH=3.6 V
(AVRH)		At stop	0.1	1.3	μA		

# Peripheral Current Dissipation

(V<sub>CC</sub>=1.65 V to 3.6 V, V<sub>SS</sub>=0 V, T<sub>A</sub>=- 40°C to +105°C)

Clock	Perinheral	Conditions	Fr	equency (MHz)		Unit	Remarks
System	i cripiiciu	Conditions	8	20	40	onic	Tiemarko
	GPIO	At all ports operation	0.05	0.12	0.23		
HULK	DSTC	At 2ch operation	0.02	0.06	0.10	ША	
	Base timer	At 4ch	0.02	0.05	0.10		
	ADC	At 1 unit operation	0.04	0.10	0.21		
PCLK1	Multi-function serial	At 1ch operation	0.01	0.03	0.06	mA	
	MFS-12S	At 1ch operation	0.02	0.05	0.08		
	Smart Card I/F	At 1ch o <mark>perat</mark> ion	0.04	0.08	0.18		
			$\mathbf{O}$				

# 11.3.2 Pin Characteristics

## (V<sub>CC</sub> = 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Parameter	Symbol	Pin Name	Conditions		Value	Unit	Remarks	
				Min	Тур	Max		
H level input		CMOS hysteresis	V <sub>CC</sub> ≥ 2.7 V	Vcc × 0.8	_	Vcc +0.3	v	
voltage (hysteresis	VIHS	input pin, MD0	$V_{CC}$ < 2.7 V	$V_{CC} \times 0.7$			, i i i i i i i i i i i i i i i i i i i	
input)		5 V tolerant input pin	V <sub>CC</sub> ≥ 2.7 V V <sub>CC</sub> < 2.7 V	Vcc × 0.8 Vcc × 0.7	-	V <sub>SS</sub> +5.5	v	
L level input		CMOS hysteresis	V <sub>CC</sub> ≥ 2.7 V	V <sub>SS</sub> - 0.3	-	V <sub>CC</sub> × 0.2	v	
voltage (hysteresis	VILS	MD0	V <sub>CC</sub> < 2.7 V			$V_{CC} \times 0.3$		
input)		5 V tolerant	V <sub>CC</sub> ≥ 2.7 V		-	$V_{CC} \times 0.2$		
		input pin	Vcc < 2.7 V	V <sub>SS</sub> - 0.3	-	$V_{\text{CC}} \times 0.3$	V	
H level	Vou		V <sub>CC</sub> ≥ 2.7 V, I <sub>OH</sub> = - 4 mA	V <sub>CC</sub> - 0.5		Vec	V	
output voltage	VOH	4 mA type	V <sub>CC</sub> < 2.7 V, Іон = - 2 mA	Vcc - 0.45		VCC	v	
Llevel			V <sub>CC</sub> ≥ 2.7 V, lo⊾ 4 mA					
output voltage	Vol	4 mA type	$V_{CC} < 2.7 V,$ $I_{OI} = 2 mA$	Vss	-	0.4	V	
Input leak current	١L	-	-	- 5	-	+ 5	μA	
Pull-up			V <sub>CC</sub> ≥ 2.7 V	21	33	48		
resistance value	Rpu	Pull-up pin	V <sub>CC</sub> < 2.7 V	-	-	88	kΩ	
Input capacitance	C <sub>IN</sub>	Other than VCC, VSS, AVRH	-	-	5	15	pF	

# **11.4 AC Characteristics**

Parameter

# 11.4.1 Main Clock Input Characteristics

Symbol

(V <sub>CC</sub> = 1.65 V to 3.6 V, V <sub>SS</sub> = 0 V, T <sub>A</sub> =- 40°C to +105°C)									
Conditions	Va	lue	Unit	Domorko					
	Min	Max	Onit	neillaiks					

			$V_{CC} \ge 2.7V$	8	48	MHz	When the crystal
Input frequency	Fcн		V CC < 2.7 V	0	20		When the external
			-	8	48	MHz	clock is used
Input clock cycle	tсүгн	X0, X1	-	20.83	125	ns	When the external clock is used
Input clock pulse width			PwH/tcyLH, PwL/tcyLH	45	55	%	When the external clock is used
Input clock rising time and falling time	tcr, tcr			-	5	ns	When the external clock is used
	Fсм	-	-	-	40.8	MHz	Master clock
Internal operating	Fcc	-	-	-	40.8	MHz	Base clock (HCLK/FCLK)
clock <sup>*1</sup> frequency	F <sub>CP0</sub>	-	-	-	40.8	MHz	APB0 bus clock*2
	F <sub>CP1</sub>	-	-	-	40.8	MHz	APB1 bus clock*2
	tсуссм	-	-	2 <mark>4.5</mark>	-	ns	Master clock
Internal operating	tcycc	-	-	24.5	-	ns	Base clock (HCLK/FCLK)
clock*1 cycle time	t <sub>CYCP0</sub>	-	-	24.5	-	ns	APB0 bus clock*2
	t <sub>CYCP1</sub>	-	-	24.5	-	ns	APB1 bus clock*2

\*1: For details of each internal operating clock, refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

\*2: For details of the APB bus to which a peripheral is connected, see "8. Block Diagram".

Pin

name



## 11.4.2 Sub Clock Input Characteristics

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Pin	Conditions		Value		Unit	Remarks	
Falaillelei	Symbol	Name	Conditions	Min	Тур	Max	Onit	nemarks	
Input frequency	fcL		-	-	32.768	-	kHz	When the crystal oscillator is connected	
		X0A,	-	32	-	100	kHz	When the external clock is used	
Input clock cycle	tcyll		-	10	-	31.25	μs	When the external clock is used	
Input clock pulse width	-		Pwн/tcyll, Pwl/tcyll	45	-	55	%	When the external clock is used	

\*: See "Sub crystal oscillator" in "7. Handling Devices" for the crystal oscillator used.



#### 11.4.3 Built-in CR Oscillation Characteristics

# Built-in High-Speed CR

#### $(V_{CC}= 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A}=-40^{\circ}\text{C to }+105^{\circ}\text{C})$

Desemptor	Symbol	Conditions		Value		Unit	Remarks	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit		
Clask fraguagay		Ta = - 10°C to + 105°C,	7.92	8	8.08	MHz	After trimming *1	
Clock frequency	FCRH	Ta = - 40°C to + 105°C,	7.84	8	8.16	MHz	Alter trimming	
Frequency stabilization time	tcrwt	-	-	-	300	μs	*2	

\*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

\*2: This is time from the trim value setting to stable of the frequency of the High-speed CR clock. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

## **Built-in Low-Speed CR**

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Conditions		Value			Pomarka	
Farameter	Symbol	Conditions	Min	Тур	Max	Onit	nelliaiks	
Clock frequency	fcrl	-	50	100	150	kHz		

#### 11.4.4 Operating Conditions of Main PLL

(In the Case of Using the Main Clock as the Input Clock of the PLL)

 $(V_{CC}= 1.65 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS}= 0 \text{ V}, \text{ T}_{A}=-40^{\circ}\text{C to }+105^{\circ}\text{C})$ 

Porometor	Symbol	Value			Unit	Pomorko
Parameter	Symbol	Min	Тур	Max	Unit	nemarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	tlock	50	-	-	μs	
PLL input clock frequency	Fplli	8	-	16	MHz	
PLL multiple rate	-	5	-	18	multiple	
PLL macro oscillation clock frequency	F <sub>PLLO</sub>	75	-	150	MHz	
Main PLL clock frequency*2	FCLKPLL	-	-	40	MHz	

\*1: The wait time is the time it takes for PLL oscillation to stabilize.

\*2: For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".



#### 11.4.5 Operating Conditions of Main PLL

(In the Case of Using the Built-in High-Speed CR Clock as the Input Clock of the Main PLL)

(Vcc= 1.65 V to 3.6 V, Vss= 0 V, Ta=- 40°C to +105°C)

Parameter	Symbol	Value			Unit	Pomarke
Falanelei	Symbol	Min	Тур	Max	Unit	nemarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	tlocк	50	-	_	μs	
PLL input clock frequency	Fplli	7.84	8	8.16	MHz	
PLL multiple rate	-	9	-	18	multiple	
PLL macro oscillation clock frequency	Fpllo	75	-	150	MHz	
Main PLL clock frequency*2	FCLKPLL	-	-	40.8	MHz	

\*1: The wait time is the time it takes for PLL oscillation to stabilize.

\*2: For details of the main PLL clock (CLKPLL), refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

#### Note:

For the main PLL source clock, input the high-speed CR clock (CLKHC) whose frequency and temperature have been trimmed. When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.

#### 11.4.6 Reset Input Characteristics

(V<sub>CC</sub> = 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Parameter	Symbol	Pin	Conditions	Va	ue	Unit	Remarks
i didiliotoi	e yn ber	Name	oonaliono	Min	Max	onit	nomanto
Reset input time	tinitx	INITX	-	500	-	ns	

#### 11.4.7 Power-on Reset Timing

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Pin	Valu	le	Unit	Pomarko
Falameter	Symbol	Name	Min	Max	Onit	nemarks
Power supply rising time	<b>tvccr</b>		0	-	ms	
Power supply shut down time	toff	vcc	1	-	ms	VCC < 0.2V
Time until releasing Power-on reset	<b>t</b> PRT		0.43	3.4	ms	



# Glossary

□ VCC\_minimum : Minimum V<sub>CC</sub> of recommended operating conditions.

UDH\_minimum : Minimum detection voltage of Low-Voltage detection reset.

See "11.6 Low-Voltage Detection Characteristics".

## 11.4.8 Base Timer Input Timing

# **Timer Input Timing**

## (V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Baramotor	Symbol Pin Name		Conditions	Va	lue	Unit	Pomarka	
Parameter Symbol		FIIIMallie	Conditions	Min	Max	Unit	nemarks	
Input pulse width	ttiw∺, ttiw∟	TIOAn/TIOBn (when using as ECK, TIN)	-	2 t <sub>CYCP</sub>	-	ns		



# **Trigger Input Timing**

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Parameter Symbol		Din Namo	Conditions	Va	lue	Unit	Pomarka
		FIII Name	Conditions	Min	Max	Unit	nemarks
Input pulse width	tтrgн, tтrgl	TIOAn <mark>/TI</mark> OBn (when using as TGIN)	-	2 tсүср	-	ns	



#### Note:

t<sub>CYCP</sub> indicates the APB bus clock cycle time.
 For the number of the APB bus to which the Base Timer has been connected, see "8. Block Diagram".

#### 11.4.9 CSIO/SPI/UART Timing

# CSIO (SPI=0, SCINV=0)

#### (V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Pin	Conditions	Vcc < 2.7 V		V <sub>cc</sub> ≥ 2.7 V		Unit
Falalletei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tscyc	SCKx		4 t <sub>CYCP</sub>	-	4 t <sub>CYCP</sub>	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	tslovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup \ time$	tivs∺i	SCKx, SINx	Master mode	50	-	36	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	tshixi	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	tslsh	SCKx		2 t <sub>CYCP</sub> - 10	-	2 t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	tshsl	SCKx		tcycp + 10	-	t <sub>CYCP</sub> + 10	-	ns
$SCK \downarrow \to SOT \text{ delay time}$	tslove	SCKx, SOTx	Slove mode	-	50	-	30	ns
$SIN \to SCK \uparrow setup time$	tivshe	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	tshixe	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for clock synchronous mode.
- tcyce represents the APB bus clock cycle time.
   For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx\_0 and SOTx\_1.
- External load capacitance C<sub>L</sub>=30 pF



# CSIO (SPI=0, SCINV=1)

#### (V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Baramotor	Symbol	Pin	Conditions	Vcc < 2.7V		V <sub>cc</sub> ≥ 2	2.7V	Unit
Falailletei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tscyc	SCKx		4 tcycp	-	4 toyop	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	tsнovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup \text{ time}$	tivsli	SCKx, SINx	Master mode	50	-	36	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	tslixi	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	tslsh	SCKx		2 t <sub>CYCP</sub> - 10	-	2 t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	tshsL	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	tshove	SCKx, SOTx		-	50	-	33	ns
$SIN \to SCK \downarrow setup time$	tivsle	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	tslixe	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for clock synchronous mode.
- t<sub>CYCP</sub> represents the APB bus clock cycle time.
   For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same.
   For instance, they are not applicable for the combination of SCKx\_0 and SOTx\_1.
- External load capacitance CL=30 pF



# SPI (SPI=1, SCINV=0)

#### (V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Parameter	Symbol	Pin	Conditions	Vcc < 2.7 V		V <sub>cc</sub> ≥ 2.7 V		Unit
Falailletei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tscyc	SCKx		4 toyop	-	4 toyop	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	tsнovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	tivsLi	SCKx, SINx	Master mode	50	-	36	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	tslixi	SCKx, SINx		0	-	0	-	ns
$SOT \rightarrow SCK \downarrow delay time$	tsovli	SCKx, SOTx		2 t <sub>CYCP</sub> - 30	-	2 t <sub>CYCP</sub> - 30	-	ns
Serial clock "L" pulse width	tslsh	SCKx		2 t <sub>CYCP</sub> - 10	-	2 t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	<b>t</b> SHSL	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	tshove	SCKx, SOTx		-	50	-	33	ns
$SIN \to SCK \downarrow setup time$	tivsle	SCKx, SINx	Slave mode	10	-	10	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	tslixe	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for clock synchronous mode.
- tcycp represents the APB bus clock cycle time.
   For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same.
   For instance, they are not applicable for the combination of SCKx\_0 and SOTx\_1.
- External load capacitance C<sub>L</sub>=30 pF



# SPI (SPI=1, SCINV=1)

#### (V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Parameter	Symbol	Pin	Conditions	Vcc < 2.7 V		V <sub>cc</sub> ≥ 2.7 V		Unit
Falailletei	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tscyc	SCKx		4 tcycp	-	4 toyop	-	ns
$SCK \downarrow \to SOT \text{ delay time}$	ts∟ovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup \text{ time}$	tıvsнı	SCKx, SINx	Master mode	50	-	36	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	tshixi	SCKx, SINx		0	-	0	-	ns
$SOT \to SCK \uparrow delay time$	tsovнi	SCKx, SOTx		2 t <sub>CYCP</sub> - 30	-	2 t <sub>CYCP</sub> - 30	-	ns
Serial clock "L" pulse width	tslsh	SCKx		2 t <sub>CYCP</sub> - 10	-	2 t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \downarrow \to SOT \text{ delay time}$	tslove	SCKx, SOTx		-	50	-	33	ns
SIN $\rightarrow$ SCK $\uparrow$ setup time	tivshe	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	tshixe	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for clock synchronous mode.
- tcycp represents the APB bus clock cycle time.
   For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx\_0 and SOTx\_1.
- External load capacitance C<sub>L</sub>=30 pF



# When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=1)

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Conditions	V <sub>cc</sub> < 2	2.7 V	$V_{CC} \ge 2$	Unit		
Falameter	Symbol	Conditions	Min	Max	Min	Max	onne	
$SCS \downarrow \rightarrow SCK \downarrow$ setup time	t <sub>CSSI</sub>		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns	
SCK↑→SCS↑ hold time	tсsнi	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns	
SCS deselect time	tcsdi		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns	
SCS↓→SCK↓ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns	
SCK↑→SCS↑ hold time	tcshe		0	-	0	-	ns	
SCS de <mark>sele</mark> ct time	tcsde	Slave mode	3t <sub>CYCP</sub> +30	-	3t <sub>CYCP</sub> +30	-	ns	
$SCS\downarrow \rightarrow SOT$ delay time	tdse		-	55	-	40	ns	
SCS↑→SOT delay time	<b>t</b> DEE		0	-	0	-	ns	

\*1: CSSU bit value × serial chip select timing operating clock cycle.

\*2: CSHD bit value × serial chip select timing operating clock cycle.

\*3: CSDS bit value × serial chip select timing operating clock cycle. Irrespective of CSDS bit setting, 5tcyce or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
   For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
   For example, the combination of SCKx 0 and SCSIx 1 is not guaranteed.
- When the external load capacitance  $C_L=30$  pF.



# When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=1)

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Conditions	Vcc < 2	2.7 V	V <sub>cc</sub> ≥ 2	Unit		
Falameter	Symbol	Conditions	Min	Max	Min	Max	onn	
SCS↓→SCK↑ setup time	tcssi		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns	
SCK↓→SCS↑ hold time	tсsнi	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns	
SCS deselect time	t <sub>CSDI</sub>		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns	
SCS↓→SCK↑ setup time	<b>t</b> CSSE		3tcycp+30	-	3tcycp+30	-	ns	
SCK↓→ <mark>SCS</mark> ↑ hold time	tcshe		0	-	0	-	ns	
SCS de <mark>sele</mark> ct time	tcsde	Slave mode	3tcycp+30	-	3tcycp+30	-	ns	
SCS↓→SOT delay time	tdse		-	55	-	40	ns	
SCS↑→SOT delay time	tDEE		0	-	0	-	ns	

\*1: CSSU bit value × serial chip select timing operating clock cycle.

\*2: CSHD bit value × serial chip select timing operating clock cycle.

\*3: CSDS bit value × serial chip select timing operating clock cycle. Irrespective of CSDS bit setting, 5t<sub>CYCP</sub> or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
   For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
   For example, the combination of SCKx\_0 and SCSIx\_1 is not guaranteed.
- When the external load capacitance C<sub>L</sub>=30 pF.



# When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=0)

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Conditions	Vcc < 2	2.7 V	V <sub>cc</sub> ≥ 2	Unit	
Falameter	Symbol	Conditions	Min	Max	Min	Мах	onit
SCS↑→SCK↓ setup time	tcssi		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↓ hold time	t <sub>сsнi</sub>	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	tcsdi		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↑→SCK↓ setup time	tosse		3tcycp+30	-	3tcycp+30	-	ns
SCK↑→SCS↓ hold time	tcshe		0	-	0	-	ns
SCS de <mark>sele</mark> ct time	<b>t</b> CSDE	Slave mode	3tcycp+30	-	3tcycp+30	-	ns
SCS↑→SOT delay time	tdse		-	55	-	40	ns
SCS↓→SOT delay time	tDEE		0	-	0	-	ns

\*1: CSSU bit value × serial chip select timing operating clock cycle.

\*2: CSHD bit value × serial chip select timing operating clock cycle.

\*3: CSDS bit value × serial chip select timing operating clock cycle. Irrespective of CSDS bit setting, 5toyce or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

#### Notes:

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
   For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".

These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx\_0 and SCSIx\_1 is not guaranteed.

- When the external load capacitance  $C_L=30$  pF.


# When Using CSIO/SPI Chip Select (SCINV=1, CSLVL=0)

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Conditions	Vcc < 2	2.7 V	V <sub>CC</sub> ≥ 2	Unit	
Farameter	Symbol	Conditions	Min	Max	Min	Мах	onit
SCS↑→SCK↑ setup time	tcssi		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↓ hold time	t <sub>сsнi</sub>	Master mode	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	tcsdi		(*3)-50	(*3)+50	(*3)-50	(*3)+50	ns
SCS↑→SCK↑ setup time	tosse		3tcycp+30	-	3tcycp+30	-	ns
SCK↓→SCS↓ hold time	tcshe		0	-	0	-	ns
SCS de <mark>sele</mark> ct time	<b>t</b> CSDE	Slave mode	3tcycp+30	-	3tcycp+30	-	ns
SCS↑→SOT delay time	<b>t</b> DSE		-	55	-	40	ns
SCS↓→SOT delay time	tDEE		0	-	0	-	ns

\*1: CSSU bit value × serial chip select timing operating clock cycle.

\*2: CSHD bit value × serial chip select timing operating clock cycle.

\*3: CSDS bit value × serial chip select timing operating clock cycle. Irrespective of CSDS bit setting, 5toyce or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

#### Notes:

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
   For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information about CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".

These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx\_0 and SCSIx\_1 is not guaranteed.

- When the external load capacitance  $C_L=30$  pF.



# UART external clock input (EXT=1)

# (V\_{CC}= 1.65 V to 3.6 V, V\_{SS}= 0 V, T\_A=- 40^{\circ}C to +105°C)

Paramotor	Symbol	Conditions	Valu	Unit	Pomarka	
Falameter	Symbol	Conditions	Min	Max	Onit	nemarks
Serial clock L pulse width	tslsh		t <sub>CYCP</sub> +10	-	ns	
Serial clock H pulse width	ts∺s∟	C. 20 pE	tcycp +10	-	ns	
SCK falling time	t⊧	OL=30 pr	-	5	ns	
SCK rising time	t <sub>R</sub>		-	5	ns	

|--|--|

#### 11.4.10 External Input Timing

#### (V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbol	Din Nama	Conditions	Value		Unit	Pomarka
Falametei	Symbol	Fill Name	Conditions	Min	Max	Unit	nemarks
Input pulse width	tinh, tinl	ADTGx	-	2 tcvcp*1	-	ns	A/D converter trigger input
		INT00 to INT08,	*2	2 t <sub>CYCP</sub> +100*1	-	ns	Evternal
		INT12, INT13, INT15, NMIX	*3	500	-	ns	interrupt, NMI
		WKUPx	*4	500	-	ns	Deep standby wake up

\*1: tcyce represents the APB bus clock cycle time. For the number of the APB bus to which the Multi-function Timer is connected and that of the APB bus to which the External Interrupt Controller is connected, see "8. Block Diagram".

\*2: In Run mode and Sleep mode

\*3: In Timer mode, RTC mode and Stop mode

\*4: In Deep Standby RTC mode and Deep Standby Stop mode



#### 11.4.11 I<sup>2</sup>C Timing / I2C Slave Timing

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Paramotor	Symbo	Conditions	Standard	d-Mode	Fast-l	Mode	Unit	Pomarka
Farailleter		Conditions	Min	Max	Min	Max	Unit	neillaiks
SCL(SI2CSCL) clock frequency	F <sub>SCL</sub>		0	100	0	400	kHz	
(Repeated) Start condition hold time								
$SDA(SI2CSDA) \downarrow \rightarrow SCL(SI2CSCL)$	<b>t</b> hdsta		4.0	-	0.6	-	μs	
↓								
SCL(SI2CSCL) clock L width	t∟ow		4.7	-	1.3	-	μs	
SCL(SI2CSCL) clock H width	thigh		4.0	-	0.6	-	μs	
(Repeated) Start setup time								
$SCL(SI2CSCL) \uparrow \rightarrow SDA$	<b>t</b> susta		4.7	-	0.6	-	μs	
(SI2CSDA)↓								
Data hold time		C∟=30 pF,		0.45+2	•	0.0*2		
$SCL(SI2CSCL) \downarrow \rightarrow SDA(SI2CSDA)$	THDDAT	R=(Vp/I <sub>OL</sub> )*1	0	3.45**	0	0.9^3	μs	
$SDA (SI2CSDA) \downarrow \uparrow \rightarrow$	toupar		250	_	100	_	ne	
SCI (SI2CSCI ) ↑	ISUDAT		250		100		113	
Stop condition setup time								
$SCL(SI2CSCL) \uparrow \rightarrow SDA$	tsusto		4.0	-	0.6	-	μs	
(SI2CSDA)↑							-	
Bus free time between								
Stop condition and	tbuf		4.7	-	1.3	-	μs	
Start condition								
Noise filter	ten	_	2		2	_	ne	except I2C
	isp	-	tcycp*4		tcycp*4	-	115	Slave

\*1: R represents the pull-up resistance of the SCL and SDA lines, and CL the load capacitance of the SCL and SDA lines. VP represents the power supply voltage of the pull-up resistance, and IoL the VoL guaranteed current.

\*2: The maximum t<sub>HDDAT</sub> must satisfy at least the condition that the period during which the device is holding the SCL signal at L (t<sub>LOW</sub>) does not extend.

- \*3: A Fast-mode I<sup>2</sup>C bus device can be used in a Standard-mode I<sup>2</sup>C bus system, provided that the condition of t<sub>SUDAT</sub> ≥ 250 ns is fulfilled.
- \*4: t<sub>CYCP</sub> represents the APB bus clock cycle time.

For the number of the APB bus to which the I<sup>2</sup>C is connected, see "8. Block Diagram". To use Standard-mode, set the APB bus clock at 2 MHz or more. To use Fast-mode, set the APB bus clock at 8 MHz or more.



#### 11.4.12 PS Timing (MFS-I2S Timing)

#### Master Mode Timing

#### (V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Parameter	Symbo	Pin	Conditions	Vcc < 2	2.7 V	V <sub>cc</sub> ≥	Unit	
Falailletel		Name	Conditions	Min	Max	Min	Max	Unit
MI2SCK max frequency (*1)	<b>F</b> MI2SCK	MI2SCKx		-	6.144	-	6.144	MHz
I <sup>2</sup> S clock cycle time (*1)	ticyc	MI2SCKx		4 t <sub>CYCP</sub>	-	4 t <sub>CYCP</sub>	-	ns
I <sup>2</sup> S clock Duty cycle	Δ	MI2SCKx		45%	55%	45%	55%	
MI2SCK↓ → MI2SWS delay	tswdt	MI2SCKx		-30	+30	-20	+20	ns
ume		X						
$\begin{array}{l} MI2SCK \downarrow \ \rightarrow \ MI2SDO \ delay \\ time \end{array}$	<b>t</b> SDDT	MI2SCKx MI2SDO X	C∟=30 pF	-30	+30	-20	+20	ns
$\begin{array}{l} MI2SDI \rightarrow MI2SCK \uparrow setup \\ time \end{array}$	tdsst	MI2SCKx , MI2SDIx		50	-	36	-	ns
MI2SCK $\uparrow \rightarrow$ MI2SDI hold time	tsdht	MI2SCKx , MI2SDIx		0	-	0	-	ns
MI2SCK falling time	tF	MI2SCKx	I l	-	5	-	5	ns
MI2SCK rising time	tR	MI2SCKx		-	5	-	5	ns

\*1: I<sup>2</sup>S clock should meet the multiple of PCLK(t<sub>ICYC</sub>) and the frequency less than F<sub>MI2SCK</sub> meantime. The detail information please refer to Chapter I<sup>2</sup>S of Communication Macro Part of Peripheral Manual.



# **MI2SMCK Input Characteristics**

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Parameter	Symbol	Pin Name	Conditions	Val	lue	Unit	Bomarke
i arameter	Symbol	i in Name	Conditions	Min	Max	Onit	Tiemark3
Input frequency	fcнs	MI2SMCK	-	-	12.288	MHz	
Input clock cycle	tcyLHS	-	-	81.3	-	ns	
Input clock pulse width	-	-	Р <sub>WHS</sub> /t <sub>CYLHS</sub> PwLs/tcyLHs	45	55	%	When using external clock
Input clock rise time and fall time	tcfs tcrs	-	-	-	5	ns	When using external clock



# **MI2SMCK Output Characteristics**

(Vcc= 1.65 V to 3.6 V, Vss= 0 V, Ta=- 40°C to +105°C)

Parameter	Symbol	Din Namo	Conditions	Va	lue	Unit	Bomarks	
Falameter	Symbol	Fin Name	Conditions	Min	Max	Unit	nemarks	
	£	MICOMOK			25	MHz	V <sub>CC</sub> ≥ 2.7 V	
Output frequency	ICHS	WIZSWCK	-	-	20	MHz	Vcc < 2.7 V	

#### 11.4.13 Smart Card Interface Characteristics

(	Vcc=	1.65	V to	3.6 \	1. 1	0 =22	V.	<b>T</b> <sub>4</sub> =-	40°	C t	0+	105°	C)
١	V UU-	1.00	v 10	0.0 1	', '	v 55- U	۰,	I A-	70	<b>U</b> 1	- U	100	$\mathbf{U}_{j}$

Parameter	Symbol	Din Nomo	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	FILINAILLE	Conditions	Min	Max	Unit	
		ICx_VCC,		4	00		
Output hsing time	ίR	ICx_RST,		4	20	ns	
Output folling time	+	ICx_CLK,	C30 pE	1	20	20	
	IF	ICx_DATA	0L=30 pi	4	20	115	
Output clock frequency	f <sub>CLK</sub>			-	20	MHz	
Duty cycle	Δ			45%	55%		

External pull-up resistor (20 k $\Omega$  to 50 k $\Omega$ ) must be applied to ICx\_CIN pin when it's used as smart card reader function.

#### 11.4.14 SW-DP Timing

#### (V\_CC= 1.65 V to 3.6 V, V\_SS= 0 V, T\_A=- 40°C to +105°C)

Paramotor	Symbol	Din Nama	n Name Conditions		ue	Unit	Pomarko
Falailletei	Symbol	Fill Mallie	Conditions	Min	Мах	Unit	Reillarks
SWDIO setup time	tsws	SWCLK, SWDIO	-	15	-	ns	
SWDIO hold time	tswн	SWCLK, SWDIO	-	15	-	ns	
SWDIO delay time	tswp	SWCLK, SWDIO	-	-	45	ns	

#### Note:

- External load capacitance CL=30 pF



#### 11.5 12-bit A/D Converter

#### Electrical Characteristics of A/D Converter (Preliminary Values)

(V<sub>CC</sub>= 1.65 V to 3.6 V, V<sub>SS</sub>= 0 V, T<sub>A</sub>=- 40°C to +105°C)

Dexemptor	Cumhal	Din Nomo		Value		llmit	Domorko
Parameter	Symbol	Pin Name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	- 4.5	-	4.5	LSB	
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	
Zero transition voltage	V <sub>ZT</sub>	ANxx	- 15	-	+ 15	mV	
Full-scale transition voltage	VFST	ANxx	AVRH - 15	-	AVRH + 15	mV	
			1.0	-	-		V <sub>CC</sub> ≥ 2.7 V
Conversion time*1	-	-	4.0	-	-	μs	$1.8 \leq V_{CC} < 2.7 \text{ V}$
			10	-	-		$1.65 \le V_{CC} < 1.8 \text{ V}$
			0.3	-			V <sub>CC</sub> ≥ 2.7 V
Sampling time *2	Ts	-	1.2	-	10	μs	$1.8 \leq V_{CC} < 2.7 \text{ V}$
			3.0	-			1.65 ≤ V <sub>CC</sub> < 1.8 V
			50	-			V <sub>CC</sub> ≥ 2.7 V
Compare clock cycle *3	Tcck	-	200	-	1000 r	ns	$1.8 \leq V_{CC} < 2.7 \text{ V}$
			500	-			1.65 ≤ V <sub>CC</sub> < 1.8 V
State transition time to	Tstt	-		_	1 0	115	
operation permission	1011				1.0	μ0	
Analog input capacity	Cain	-	-	-	7.5	pF	
					2.2		V <sub>CC</sub> ≥ 2.7 V
Analog input resistance	Rain	-	-	-	5.5	kΩ	1.8 ≤ V <sub>CC</sub> < 2.7 V
					10.5		1.65 ≤ Vcc < 1.8 V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	5	μA	
Analog input voltage	-	ANxx	Vss	-	AVRH	V	
			2.7				VCC ≥ 2.7V
Reference voltage	-	AVRH	Vcc	-	V <sub>CC</sub>	V	VCC < 2.7V
	-	AVRL	Vss	-	V <sub>SS</sub>	V	

\*1: The conversion time is the value of sampling time (ts) + compare time (tc).

The minimum conversion time is computed according to the following conditions:

 $V_{CC} \ge 2.7 V$  sampling time=0.3 µs, compare time=0.7 µs

 $1.8 \le V_{CC} < 2.7 \text{ V}$  sampling time=1.2 µs, compare time=2.8 µs

 $1.65 \le V_{CC} < 1.8 \text{ V}$  sampling time=3.0 µs, compare time=7.0 µs

Ensure that the conversion time satisfies the specifications of the sampling time (ts) and compare clock cycle (t<sub>CCK</sub>). For details of the settings of the sampling time and compare clock cycle, refer to "Chapter: A/D Converter" in "FM0+ Family Peripheral Manual Analog Macro Part".

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing. For the number of the APB bus to which the A/D Converter is connected, see "8. Block Diagram".

The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

\*2: The required sampling time varies according to the external impedance. Set a sampling time that satisfies (Equation 1).

\*3: The compare time  $(t_c)$  is the result of (Equation 2).



#### Definitions of 12-bit A/D Converter Terms

Resolution:

blution: Analog variation that is recognized by an A/D converter.

Integral Nonlinearity: Deviation of the line between the zero-transition point (0b0000000000  $\leftarrow \rightarrow$  0b0000000001) and the full-scale transition point (0b11111111110  $\leftarrow \rightarrow$  0b1111111111) from the actual conversion characteristics.

Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



# 11.6 Low-Voltage Detection Characteristics

# 11.6.1 Low-Voltage Detection Reset

(T<sub>A</sub>=-40°C to +105°C)

Parameter	Symbol	Symbol Conditions		Value		Unit	Bomarke
Falameter	Symbol	Conditions	Min	Тур	Max	Unit	nemarks
Detected voltage	VDL	Fixed <sup>*1</sup>	1.38	1.50	1.60	V	When voltage drops
Released voltage	VDH	Fixed	1.43	1.55	1.65	V	When voltage rises
LVD stabilization wait time	TLVDW	-	_	-	8160× tcycp*2	μs	
LVD de <mark>tecti</mark> on delay time	TLVDDL	-	-	_	200	μs	

\*1: The value of low voltage detection reset is always fixed.

\*2: tcycP indicates the APB1 bus clock cycle time.

# 11.6.2 Low-Voltage Detection Interrupt

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$ 

Parameter	Symbo	Conditions		Value		Uni	Bemarks
i urumeter	I	Conditions	Min	Тур	Max	t	nomanio
Detected voltage	VDL	SVHI=00100	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH		1.61	1.75	1.89	V	When voltage rises
Detected voltage	VDL	SVHI=00101	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH		1.66	1.80	1.94	V	When voltage rises
Detected voltage	VDL	SVHI=00110	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH		1.70	1.85	2.00	V	When voltage rises
Detected voltage	VDL	SVHI=00111	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH		1.75	1.90	2.05	V	When voltage rises
Detected voltage	VDL	SVHI=01000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH		1.79	1.95	2.11	V	When voltage rises
Detected voltage	VDL	SVHI=01001	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH		1.84	2.00	2.16	V	When voltage rises
Detected voltage	VDL	SVHI=01010	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH		1.89	2.05	2.21	V	When voltage rises
Detected voltage	VDL	SVHI=01011	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH		1.93	2.10	2.27	V	When voltage rises
Detected voltage	VDL	SVHI=01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH		2.39	2.60	2.81	V	When voltage rises
Detected voltage	VDL	SVHI=01101	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH		2.48	2.70	2.92	V	When voltage rises
Detected voltage	VDL	SVHI=01110	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH		2.58	2.80	3.02	V	When voltage rises
Detected voltage	VDL	SVHI=01111	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH		2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI=10000	2.67	2.90	3.13	V	When voltage drops
Released voltage	VDH		2.76	3.00	3.24	V	When voltage rises
Detected voltage	VDL	SVHI=10001	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH		2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI=10010	2.85	3.10	3.35	V	When voltage drops
Released voltage	VDH		2.94	3.20	3.46	V	When voltage rises
Detected voltage	VDL	SVHI=10011	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH		3.04	3.30	3.56	V	When voltage rises
IVD stabilization wait	_				8160		
time	Tlvdw	-	-	-	× *	μs	
					ICYCP"		
time	TLVDDL	-	-	-	200	μs	
*			<u>I</u>	<u> </u>	I	1	
tcycp represents	the APB1	DUS CIOCK CYCle tir	ne.				

#### 11.7 Flash Memory Write/Erase Characteristics

#### (V<sub>CC</sub>=1.65 V to 3.6 V, T<sub>A</sub>=- 40°C to +105°C)

Parameter		Value			Unit	Bomorko	
		Min	Тур	Max	Unit	nelliaiks	
Contar areas time	Large sector	-	1.1	2.7		The sector erase time includes the time of	
Sector erase time	Small sector	-	0.3	0.9	S	5	writing prior to internal erase.
Halfword (16-bit) write time		-	30	528	μs	The halfword (16-bit) write time excludes the system-level overhead.	
Chip erase time			4.5	11.7	S	The chip erase time includes the time of writing prior to internal erase.	

\*: The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.

# Write/Erase Cycle and Data Hold Time

Write/Erase Cycle	Data Hold Time (Year)	Remarks
1,000	20*	
10,000	10*	

\*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).

#### 11.8 Return Time from Low-Power Consumption Mode

#### 11.8.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

#### **Return Count Time**

(V<sub>CC</sub>=1.65 V to 3.6 V, T<sub>A</sub>=-40°C to +105°C)

Para	meter	Symbol	Val	ue	Unit	Pomarke
Current Mode	Mode to return	Symbol	Тур	Max <sup>*1</sup>	Unit	nemarks
Sleep mode	each Run Modes		4*H0	CLK	μs	When High-speed CR is enabled
Timer mode	High-speed CR Run mode Main Run mode PLL Run mode		12*HCLK	13*HCLK	μs	When High-speed CR is enabled
	Low-speed CR Run mode Sub Run mode		34+12*HCLK	72+13*HCLK	μs	
	High-speed CR Run mode Low-speed CR Run mode	tiour	34+12*HCLK	72+13*HCLK	μs	
Stop Mode	Main Run mode Sub Run mode PLL Run mode	LICNT	34+12*HCLK +toscwт	72+13*HCLK +toscwт	μs	*2
RTC mode	High-speed CR Run mode Low-speed CR Run mode Sub Run mode		34+12*HCLK	72+13*HCLK	μs	
	Main Run mode PLL Run m <mark>ode</mark>		34+12*HCLК +toscwт	72+13*HCLK +toscwт	μs	*2
Deep Standby RTC mode Deep Standby Stop mode	High-speed CR Run mode		43	281	μs	

\*1: The maximum value depends on the condition of environment.

\*2: t<sub>OSCWT</sub> : Oscillator stabilization time.

# Operation Example of Return from Low-Power Consumption Mode (by External Interrupt\*)



\*: External interrupt is set to detecting fall edge.



Operation Example of Return from Low-Power Consumption Mode (by Internal Resource Interrupt\*)

\*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

#### Notes:

- The return factor is different in each Low-Power consumption modes.
   See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter: Low Power Consumption Mode" in "FM0+ Family Peripheral Manual".



#### 11.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.

# **Return Count Time**

(V<sub>CC</sub>=1.65 V to 3.6 V, T<sub>A</sub>=-40°C to +105°C)

Param	Symbol	Va	lue	Unit	Pomarke	
Current Mode	Mode to return	Symbol	Тур	Max*	Unit	nemarks
High-speed CR Sleep mode Main Sleep mode PLL Sleep mode			20	22	μs	When High-speed CR is enabled
Low-speed CR Sleep mode			50	106	μs	When High-speed CR is enabled
Sub Sleep mode			112	137	μs	When High-speed CR is enabled
High-speed CR Timer mode Main Timer mode PLL Timer mode	High-speed CR Run mode	<b>t</b> ront	20	22	μs	When High-speed CR is enabled
Low-speed CR Timer mode			87	159	μs	
Sub Timer mode			148	209	μs	
Stop mode RTC mode			45	68	μs	
Deep Standby RTC mode Deep Standby Stop mode			43	281	μs	

\*: The maximum value depends on the accuracy of built-in CR.

# Operation Example of Return from Low-Power Consumption Mode (by INITX)





#### Operation Example of Return from Low Power Consumption Mode (by Internal Resource Reset\*)

\*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

#### Notes:

- The return factor is different in each Low-Power consumption modes.
   See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter: Low Power Consumption Mode" in "FM0+ Family Peripheral Manual".
- The time during the power-on reset/low-voltage detection reset is excluded. See "11.4.7 Power-on Reset Timing in 11.4 AC Characteristics in 11. Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is
  necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.

# 12. Ordering Information

Part number	On-chip Flash memory [Kbyte]	On-Chip SRAM [Kbyte]	Package	Packing
S6E1C12D0AGV20000	128	16	Plastic • LQFP (0.50 mm pitch), 64 pins	Trav
S6E1C11D0AGV20000	64	12	(LQD064-02)	Пау
S6E1C12C0AGV20000	128	16	Plastic • LQFP (0.50 mm pitch), 48 pins	Tray
S6E1C11C0AGV20000	64	12	(LQA048-02)	
S6E1C12B0AGP20000	128	16	Plastic • LQFP (0.80 mm pitch), 32 pins	Tray
S6E1C11B0AGP20000	64	12	(LQB032)	
S6E1C12D0AGN20000	128	16	Plastic • QFN64 (0.50 mm pitch), 64 pins	Tray
S6E1C11D0AGN20000	64	12	(WNS064)	
S6E1C12C0AGN20000	128	16	Plastic • QFN48 (0.50 mm pitch), 48 pins	Tray
S6E1C11C0AGN20000	64	12	(WNY048)	
S6E1C12B0AGN20000	128	16	Plastic • QFN32 (0.50 mm pitch), 32 pins	Tray
S6E1C11B0AGN20000	64	12	(WNU032)	

# **13. Package Dimensions**

# LQB032 032 LEAD PLASTIC LOW PROFILE QUAD FLAT PACKAGE



PACKAGE	LQB032			SVMPOL	TOLERANCES OF FORM
SYMBOL	MIN.	NOM.	MAX.	STMDUL	AND POSITION
A	—	—	1.60	N	32
A1	0.05	-	0.15	aaa	0.20
b	0.32	0.35	0.42	bbb	0.10
C	0.13	—	0.18	000	0.10
D	9.00 BSC			ddd	0.20
D1		7.00 BSC	;		
e		0.80 BSC	;		
E		9.00 BSC	;		
E1		7.00 BSC	;		
θ	0°	_	7°		
L	0.45	0.60	0.75		
L1	1.00 REF				
L2	0.25 BSC				

#### NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- COMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- CETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⚠ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ▲ DIMENSION & DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (9) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED & MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ▲ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



# LQA048-02, 48 Lead Plastic Low Profile Quad Flat Package

PACKAGE	LQA048-02					
SYMBOL	MIN.	NOM.	MAX.			
A	—	—	1.70			
A1	0.00	—	0.20			
b	0.17	0.22	0.27			
C	0.09		0.20			
D		9.00 BSC				
D1		7.00 BSC	•			
е		0.50 BSC	;			
E	9	9.00 BSC				
E1		7.00 BSC	•			
L	0.45	0.60	0.75			
L1	0.30	0.50	0.70			
aaa	—	—	0.20			
bbb						
CCC						
ddd	0.08					
N		48				

#### NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm) DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- S DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- ALLOWABLE PROTUBION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ▲ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ⑦ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ▲ DIMENSION & DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED & MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



# LQD064-02, 64 Lead Plastic Low Profile Quad Flat Package

PACKAGE	LQD64-02					
SYMBOL	MIN. NOM. MAX.					
A	—	— — 1.70				
A1	0.00		0.20			
b	0.17	0.22	0.27			
C	0.09	_	0.20			
D	1	2.00 BSC	).			
D1	10.00 BSC.					
e	0.50 BSC					
Е	12.00 BSC.					
E1	1	0.00 BSC	).			
L	0.45	0.60	0.75			
L1	0.30	0.50	0.70			
aaa			0.20			
bbb						
000						
ddd						
N		64				

#### NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm) DATUM PLANE HIS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- 5 DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- DIMENSIONS DI AND ET DO NOT INCLUDE MOLD EMOLD MONTAGINA. AT DATUM PLANE H.
- COLOCATED WITHIN THE ZONE INDICATED.
- ⚠ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- COMPARISON DESTINCTION DESTINCTION DE DAMBER PROTRUSION. THE DAMBAR
   PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b
   MAXIMUM BY MORE THAN 0.03mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ATHESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP
- A 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

#### WNU032 VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES



	м	ILLIMETER	र		
SYMBOL	MIN.	NOM.	MAX.	NOTE	1. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994.
		-			2. ALL DIMENSIONS ARE IN MILLIMETERS.
A	—	—	0.80	PROFILE	3. N IS THE TOTAL NUMBER OF TERMINALS.
A1	0.00		0.05	TERMINAL HEIGHT	ADIMENSION TO APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
D		5.00 BSC		BODY SIZE	END OF THE TERMINAL THE DIMENSION "D'SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
E		5.00 BSC		BODY SIZE	AND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
b	0.20	0.25	0.30	TERMINAL WIDTH	8. MAX. PACKAGE WARPAGE IS 0.05mm.
D2		3.20 BSC		EXPOSED PAD SIZE	7. MAXIMUM ALLOWABLE BURRS IS 0.078mm IN ALL DIRECTIONS.
E2	3.20 BSC			EXPOSED PAD SIZE	Repin #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
e		0.50 BSC		TERMINAL PITCH	BILATERAL COPLAVARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS
C		0.25 REF		EXPOSED PAD CHAMFER	
L	0.35	0.40	0.45	TERMINAL LENGTH	
N		32		TERMINAL COUNT	
aaa		0.10			
bbb		0.10			
CCC	0.10				
ddd		0.05			
666		0.08			
fff		0.10			Rev. 0A

# WNY048 VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES



	MILLIMETER				
SYMBOL	MIN	NOM	МАХ	NOTE	1. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14,5-1994.
					2. ALL DIMENSIONS ARE IN MILLIMETERS.
A			0.80	PROFILE	3. N IS THE TOTAL NUMBER OF TERMINALS.
A1	0.00		0.05	TERMINAL HEIGHT	Adimension 'b' Applies to metallized terminal and is measured between 0.15 and
D	7.00 BSC			BODY SIZE	END OF THE TERMINAL THE TERMINAL HAS THE OF HOWAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION ""SHOULD NOT BE MEASURED IN THAT RADIUS AREA
E	7.00 BSC			BODY SIZE	AND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
b	0.18	0.25	0.30	TERMINAL WIDTH	6. MAX. PACKAGE WARPAGE IS 0.05mm.
D2	4.65 BSC			EXPOSED PAD SIZE	7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
E2	4.65 BSC			EXPOSED PAD SIZE	APIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
е	0.50 BSC			TERMINAL PITCH	ABULATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS
C	0.30 REF			EXPOSED PAD CHAMFER	
L	0.45	0.50	0.55	TERMINAL LENGTH	
N	48			TERMINAL COUNT	
aaa	0.10				
bbb	0.10				
ddd	0.05				
eee	0.05				
fff	0.15				]

#### WNS064 VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES



	MILLIMETER			NOT	
SYMBOL	MIN.	NOM.	MAX.	NOIE	1. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994.     2. ALL DIMENSIONS ARE IN MILLIMETERS.
A	—		0.80	PROFILE	3. N IS THE TOTAL NUMBER OF TERMINALS.
A1	0.00		0.05	TERMINAL HEIGHT	ADMENSION TO APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
D	D 9.00 BSC			BODY SIZE	0.30mm FROM TERMINAL THE IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL THE DIMENSION "5"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
E	9.00 BSC			BODY SIZE	AND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
b	0.20	0.25	0.30	TERMINAL WIDTH	6. MAX. PACKAGE WARPAGE IS 0.05mm.
D2	7.20 BSC			EXPOSED PAD SIZE	7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
E2	7.20 BSC			EXPOSED PAD SIZE	APM #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
е	0.50 BSC			TERMINAL PITCH	BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS
C	0.50 REF			EXPOSED PAD CHAMFER	
L	0.35	0.40	0.45	TERMINAL LENGTH	
N	64			TERMINAL COUNT	
aaa	0.10				
bbb	0.10				
ddd	0.05				
eee	0.05				
fff	0.15				

Rev. 0A

# **Document History**

# Document Title: S6E1C1 Series 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ FM0+ Microcontroller Document Number: 002-00234

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	4896074	ТЕКА	08/31/2015	New Spec.
*A	4955136	ТЕКА	10/9/2015	AC/DC characteristics updated. Typo fixed in "List of Pin Functions".
*В	5158709	YUKT	03/04/2016	Added the frequency value of "Ta = - 10°C to + 105°C" on "11.4.3 Built-in CR Oscillation Characteristics". Added the remark of "VCC < 0.2V" on "11.4.7 Power-on Reset Timing". Added the measure condition(*9) of ICC on "11.3.1 Current Rating". Changed the package outlines to cypress format on "13. Package Dimensions". Changed the package codes to cypress codes on "3. Pin Assignment" and "12. Ordering Information".
*C	5760029	MBGR	06/01/2017	Consolidated the S6E1C datasheets in a single specification 002-00233, Rev. *D.

# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions cypress.com/psoc

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

© Cypress Semiconductor Corporation 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided for mexternally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable license as or paratises, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.