

[Sample &](http://www.ti.com/product/TPS22968-Q1?dcmp=dsproject&hqs=sandbuy&#samplebuy) Buy

[TPS22968-Q1](http://www.ti.com/product/tps22968-q1?qgpn=tps22968-q1)

SLVSCP7B –NOVEMBER 2014–REVISED MARCH 2016

TPS22968x-Q1 5.5-V, 4-A, 27-mΩ On-Resistance Load Switch

1 Features

- Integrated Dual Channel Load Switch
- Qualified for Automotive Applications:
	- Device Temperature Grade 1 : –40°C to +125°C Ambient Operating Temperature Range
- • Input Voltage Range: 0.8 to 5.5 V
- VBIAS Voltage Range: 2.5 to 5.5 V
- On-Resistance
	- R_{ON} = 29 mΩ at V_{IN} = 5 V (V_{BIAS} = 5 V)
	- R_{ON} = 27 mΩ at V_{IN} = 3.3 V (V_{BIAS} = 5 V)
	- R_{ON} = 26 mΩ at V_{IN} = 1.8 V (V_{BIAS} = 5 V)
- 4-A Maximum Continuous Switch Current per Channel
- **Low Quiescent Current**
	- $-$ 58-µA at $V_{BIAS} = 5 V$ (Both Channels)
- Low-Control Input-Threshold Enables Use of 1.2-, 1.8-, 2.5-, 3.3- V Logic
- Configurable Rise Time With CT $Pin^{(1)}$
- Quick-Output Discharge (QOD)(2) (TPS22968-Q1 Only)
- 10-Pin WSON Package With Wettable Flanks
- ESD Performance Tested per JEDEC STD
	- ±2-kV HBM and ±1-kV CDM
- Latch-Up Performance meets 100-mA per JESD 78, Class II
- • GPIO Enable – Active High
- (1) See *[Adjustable Rise Time](#page-15-0)* for CT value versus rise time
- (2) This feature discharges output of the switch to GND through a 270- Ω resistor, preventing the output from floating.

2 Applications

- Automotive Electronics
- **Infotainment**
- **Cluster**
- ADAS

3 Description

The TPS22968x-Q1 is a small, dual-channel load switch with configurable rise time. The device contains two N-channel MOSFETs that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of 4-A per channel. Each switch is independently controlled by an on/off input (ON1 and ON2), which is capable of interfacing directly with low-voltage control signals. The TPS22968-Q1 includes a 270 Ω on-chip resistor for quick output discharge when the switch is turned off.

The TPS22968x-Q1 is available in a small, spacesaving package (DMG) with wettable flanks and an integrated thermal pad. The wettable flanks allow for visual solder inspection. The device is characterized for operation over the free-air temperature range of -40 to $+125$ °C.

Device Information [\(1\)](#page-0-0)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Device Comparison Table

6 Pin Configuration and Functions

Pin Functions

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature (unless otherwise noted) (1) (2)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

(1) Refer to *[Application Information](#page-16-1)*.

(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $[T_{A(max)}]$ is dependent on the maximum operating junction temperature $[T_{J(max)}]$, the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application ($\rm R_{\rm 6JA}$), as given by the following equation: $\rm T_{A(max)}$ = $\rm T_{J(max)}$ – ($\rm R_{6JA}$ × $\rm P_{D(max)}$).

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/lit/pdf/SPRA953)

- (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](http://www.ti.com/pcbthermalcalc).
- 4

Thermal Information (continued)

7.5 Electrical Characteristics (V_{BIAS} = 5 V)

 $V_{BIAS} = 5$ V. Typical values are for $T_A = 25^{\circ}$ C, unless otherwise noted

(1) The TPS22968N-Q1 device does not feature an output pulldown resistance R_{PD}

SLVSCP7B –NOVEMBER 2014–REVISED MARCH 2016 **www.ti.com**

STRUMENTS

EXAS

7.6 Electrical Characteristics (VBIAS = 3.3 V)

 $V_{BIAS} = 3.3$ V. Typical values are for T_A = 25°C, unless otherwise noted

(1) The TPS22968N-Q1 device does not feature an output pulldown resistance R_{PD}

6

7.7 Electrical Characteristics (VBIAS = 2.5 V)

 V_{BIAS} = 2.5 V. Typical values are for T_A = 25°C, unless otherwise noted

SLVSCP7B –NOVEMBER 2014–REVISED MARCH 2016 **www.ti.com**

7.8 Switching Characteristics

7.9 Typical Characteristics

7.9.1 DC Characteristics

SLVSCP7B –NOVEMBER 2014–REVISED MARCH 2016 **www.ti.com**

DC Characteristics (continued)

7.9.2 AC Characteristics

 $C_{IN} = 1 \ \mu F$, $C_L = 0.1 \ \mu F$, $R_L = 10 \ \Omega$, $CT = 1 \ nF$ (unless otherwise specified)

[TPS22968-Q1](http://www.ti.com/product/tps22968-q1?qgpn=tps22968-q1)

SLVSCP7B –NOVEMBER 2014–REVISED MARCH 2016 **www.ti.com**

AC Characteristics (continued)

 C_{IN} = 1 μ F, C_L = 0.1 μ F, R_L = 10 Ω , CT = 1 nF (unless otherwise specified)

AC Characteristics (continued)

[TPS22968-Q1](http://www.ti.com/product/tps22968-q1?qgpn=tps22968-q1)

SLVSCP7B –NOVEMBER 2014–REVISED MARCH 2016 **www.ti.com**

EXAS STRUMENTS

AC Characteristics (continued)

8 Parameter Measurement Information

Figure 33. Test Circuit

Rise and fall times of the control signal is 100 ns.

Figure 34. Timing Waveforms

9 Detailed Description

9.1 Overview

The device is a 5.5 V, 4-A, dual-channel ultra-low R_{ON} load switch with controlled turn on. The device contains two N-channel MOSFETs. Each channel can support a maximum continuous current of 4-A. Each channel is controlled by an on/off GPIO-compatible input. The ON pin must be connected and cannot be left floating. The device is designed to control the turn-on rate and therefore the inrush current. By controlling the inrush current, power supply sag can be reduced during turn-on. The slew rate for each channel is set by connecting a capacitor to GND on the CT pins.

The slew rate is proportional to the capacitor on the CT pin. Refer to *[Adjustable Rise Time](#page-15-0)* to determine the correct CT value for a desired rise time.

The internal circuitry is powered by the VBIAS pin, which supports voltages from 2.5 to 5.5 V. This circuitry includes the charge pump, QOD (TPS22968-Q1 only), and control logic. For these internal blocks to function correctly, a voltage between 2.5 and 5.5 V must be supplied to VBIAS.

When a voltage is supplied to VBIAS and the ON1, 2 pin goes low, the QOD turns on. This connects VOUT1, 2 to GND through an on-chip resistor. The typical pulldown resistance (R_{PD}) is 270 Ω. Note that QOD is not applicable to TPS22968N-Q1.

9.2 Functional Block Diagram

FXAS ISTRUMENTS

9.3 Feature Description

9.3.1 ON and OFF Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

9.3.2 Quick Output Discharge (QOD) (TPS22968-Q1 Only)

The TPS22968-Q1 includes a QOD feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 270 Ω and prevents the output from floating while the switch is disabled.

9.3.3 Adjustable Rise Time

A capacitor to GND on the CT pins sets the slew rate for each channel. The capacitor to GND on the CT pins should be rated for 25 V and above. An approximate formula for the relationship between CT and slew rate with V_{BIAS} = 5 V is shown in [Equation 1](#page-15-3):

 $SR = 0.35 \times CT + 25$

where

- $SR =$ slew rate (in $\mu s/V$)
- $CT =$ the capacitance value on the CT pin (in pF)
- The units for the constant 25 is in µs/V. (1)

Rise time can be calculated by multiplying the input voltage by the slew rate. [Table 1](#page-15-4) contains rise time values measured on a typical device.

Table 1. Rise Time Table

(1) 10% - 90%, $C_L = 0.1 \mu F$, $C_{IN} = 1 \mu F$, $R_L = 10 \Omega$, $V_{BIAS} = 5 V$

(2) Typical values at 25°C with a 25-V X7R 10% ceramic capacitor on CT

9.4 Device Functional Modes

[Table 2](#page-15-5) lists the device function table

Table 2. Functional Table

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This section highlights some of the design considerations for implementing this device in various applications. A PSPICE model for this device is also available on the [product page on www.ti.com](http://www.ti.com/product/TPS22968-Q1) for further aid. (See the *[Device Support](#page-24-1)* section for more information)

10.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor must be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN}, placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current applications. When switching heavy loads, TI recommends to have an input capacitor about 10× higher than the output capacitor to avoid excessive voltage drop.

10.1.2 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, TI highly recommends a C_{IN} greater than C_{L} . A C_{L} greater than C_{IN} can cause the voltage on VOUT to exceed VIN when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. TI recommends a C_{IN} to C_{L} ratio of 10 to 1 for minimizing V_{IN} dip caused by inrush currents during startup.

10.1.3 VIN and VBIAS Voltage Range

For optimal R_{ON} performance, make sure V_{IN} \leq V_{BIAS}. The device is still functional if V_{IN} $>$ V_{BIAS}, but it will exhibit R_{ON} greater than what is listed in the *Electrical Characteristics* (V_{BIAS} = 5 V) and *Electrical Characteristics* (V_{BIAS} $=$ 2.5 V). See [Figure 35](#page-16-3) for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BAS} .

10.1.3.1 Parallel Configuration

Application Information (continued)

Source

µC GPIO

Figure 37. Standby Power Reduction Schematic

Figure 36. Parallel Configuration Schematic

10.1.3.2 Standby Power Reduction

TPS22968x-Q1 can help to reduce the standby power consumption of a module. Some loads will consume a non-trivial amount of power when turned off. If the power to the load is removed by the load switch, the standby power consumption can be significantly reduced. [Figure 37](#page-17-1) below shows the Standby Power Reduction Schematic.

Always ON Module **VBIAS** $=$ VIN1 VOUT1 Power Source TPS22968x-Q1 ON₁ CT1 Standby GND Module µC GPIO Single channel shown for clarity.

parallel as shown in [Figure 36](#page-17-0) (parallel configuration). With this configuration, the CT1 and CT2 pins can be tied together to use one capacitor, CT, as shown in [Figure 36.](#page-17-0) With a single CT capacitor, the rise time will be half of the typical rise-time value. Refer to the [Table 1](#page-15-4) for typical timing values. **VBIAS** VOUT1 Power

Application Information (continued)

10.1.3.3 Power Supply Sequencing Without a GPIO Input

In many end equipments, there is a need to power up various modules in a predetermined manner. TPS22968x-Q1 can solve the problem of power sequencing without adding any complexity to the overall system. See [Figure 38](#page-18-0).

VIN1 must be greater V_{IH} .

10.1.3.4 Reverse Current Blocking

In certain applications, it may be desirable to have reverse current blocking. Reverse current blocking prevents current from flowing from the output to the input of the load switch when the device is disabled. With the following configuration, the TPS22968x-Q1 can be converted into a single-channel switch with reverse current blocking. In this configuration, VIN1 or VIN2 can be used as the input and VIN2 or VIN1 is the output. See [Figure 39.](#page-18-1)

SLVSCP7B –NOVEMBER 2014–REVISED MARCH 2016 **www.ti.com**

10.2 Typical Application

This application demonstrates how the TPS22968x-Q1 can be used to power a downstream load with a large capacitance. The example in [Figure 40](#page-19-1) is powering a 22-µF capacitive output load.

Figure 40. Typical Application Schematic for Powering a Downstream Module

10.2.1 Design Requirements

For this design example, use the values listed in [Table 3](#page-19-2) as the input parameters.

Table 3. Design Parameters

10.2.2 Detailed Design Procedure

To begin the design process, the designer must know the following:

- V_{IN} voltage
- V_{BIAS} voltage
- Output capacitance (C_L)
- Allowable inrush current on VOUT due to C_L capacitor

10.2.2.1 Inrush Current

To determine how much inrush current will be caused by the C_L capacitor, use [Equation 2](#page-19-3).

$$
I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}
$$

where

- I_{INRUSH} = amount of inrush current caused by C_L
- C_{L} = capacitance on VOUT
- $dt = V_{OUT}$ rise time
- dV_{OUT} = increase in V_{OUT} during the rise time (2)

Inrush current is proportional to rise time. The rise time is adjustable by use of the CT capacitor. The appropriate rise time can be calculated using the design requirements and the inrush current equation ([Equation 2](#page-19-3)).

$$
dt = 182 \,\mu s \tag{4}
$$

To ensure an inrush current of less than 400 mA, choose a CT capacitor value that will yield a rise time of more than 182 µs. See the oscilloscope captures in the *[Application Curves](#page-20-0)* for an example of how the CT capacitor can be used to reduce inrush current. See [Table 1](#page-15-4) for correlation between rise times and CT values.

An appropriate C_L value should be placed on VOUT such that the I_{MAX} and I_{PLS} specifications of the device are not violated.

10.2.3 Application Curves

The two scope captures in [Figure 41](#page-20-1) and [Figure 42](#page-20-1) show how the CT capacitor can be used to reduce inrush current.

11 Power Supply Recommendations

The device is designed to operate from a V_{BIAS} range of 2.5 V to 5.5 V and V_{IN} range of 0.8 V to 5.5 V. This supply must be well regulated and placed as close to the device pin as possible with the recommended 1-µF bypass capacitor. If the supply is located more than a few inches from the device pins, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10 µF may be sufficient.

12 Layout

12.1 Layout Guidelines

- VIN and VOUT traces should be as short and wide as possible to accommodate for high current.
- Use vias under the exposed thermal pad for thermal relief for high current operation.
- VINx pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1-µF ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- VOUTx pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VINx bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device pins as possible.
- The VBIAS pin should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 0.1-µF ceramic with X5R or X7R dielectric.
- The CTx capacitors should be placed as close to the device pins as possible. The typical recommended CTx capacitance is a capacitor of X5R or X7R dielectric rating with a rating of 25 V or higher.

12.2 Layout Example

12.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 150°C under normal operating conditions. To calculate the maximum allowable dissipation, ${\mathsf P}_{{\mathsf D}(\textsf{max})}$ for a given ambient temperature, use [Equation 5](#page-23-1).

$$
\boldsymbol{P}_{_{D(MAX)}}=\frac{\boldsymbol{T}_{_{J(MAX)}}-\boldsymbol{T}_{_{A}}}{\boldsymbol{R}_{_{\theta JA}}}
$$

where

- $P_{D(max)}$ = maximum allowable power dissipation
- $T_{J(max)}$ = maximum allowable junction temperature (150°C for the TPS22968x-Q1)
- T_A = ambient temperature of the device
- $R_{θJA} =$ junction to air thermal impedance. See *[Thermal Information](#page-3-4)*. This parameter is highly dependent upon board layout. (5) board layout.

Following are two examples demonstrating how to use the above information: For $V_{BIAS} = 5 V$, $V_{IN} = 5 V$, the maximum allowable ambient temperature with a 3-A load through each channel can be determined by using the following calculations.

NOTE

When calculating power dissipation in the switch, it is important to use the correct R_{ON} value. R_{ON} is dependent on the junction temperature of the device.

For V_{BIAS} = 5 V, V_{IN} = 5 V, the maximum continuous current for an ambient temperature of 85°C with the same current flowing through each channel can be determined by using the following calculation:

$$
2 \times I^{2} \times R = \frac{T_{J(MAX)} - T_{A}}{R_{\theta JA}}
$$
\n
$$
I = \sqrt{\frac{T_{J(MAX)} - T_{A}}{2 \times R \times R_{\theta JA}}}
$$
\n(10)

$$
I = \sqrt{\frac{150^{\circ}C - 85^{\circ}C}{2 \times 45 \text{ m}\Omega \times 55.6^{\circ}C / W}} = 3.6 \text{ A}
$$
\n(11)

Product Folder Links: *[TPS22968-Q1](http://www.ti.com/product/tps22968-q1?qgpn=tps22968-q1)*

13 Device and Documentation Support

13.1 Device Support

13.1.1 Developmental Support

For the TPS22968N and TPS22968N-Q1 PSpice Transient Model, see [SLVMBA9.](http://www.ti.com/lit/zip/SLVMBA9)

For the TPS22968 and TPS22968-Q1 PSpice Transient Model, see [SLVMA29](http://www.ti.com/lit/zip/SLVMA29).

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

- *Basics of Load Switches*, [SLVA652](http://www.ti.com/lit/pdf/SLVA652)
- *Managing Inrush Current*, [SLVA670A](http://www.ti.com/lit/pdf/SLVA670A)
- *TPS22968EVM-007 Dual 4A Load Switch*, [SLVUA30](http://www.ti.com/lit/pdf/SLVUA30)
- *Load Switch Thermal Considerations*, [SLVUA74](http://www.ti.com/lit/pdf/SLVUA74)
- *TPS22968Q1EVM Dual 4 A Load Switch*, [SLVUAE2A](http://www.ti.com/lit/pdf/SLVUAE2A)

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

[TI E2E™ Online Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

[Design Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22968-Q1 :

• Catalog : [TPS22968](http://focus.ti.com/docs/prod/folders/print/tps22968.html)

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

TEXAS

TAPE AND REEL INFORMATION

STRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jun-2023

*All dimensions are nominal

PACKAGE OUTLINE

DMG0010A WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

DMG0010A WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DMG0010A WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated