

DDR4 (PC4) ECC RDIMM VP9MRxx72x4xxx

Viking's DDR4 RDIMM memory module offers lower operating voltages, higher module densities and faster speed categories than prior generation DDR3 memory. JEDEC DDR4 (JESD79-4) specification provides higher performance with improved reliability and reduced power, thereby representing a significant achievement relative to previous DRAM memory technologies.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 1 of 46 |

REVISION HISTORY

| Revision | Release Date | Description of Change | Checked By (Full Name) |
|----------|--------------|--|------------------------|
| X1 | 9/9/14 | Preliminary | IDC (9-9-14) |
| X2 | 2/3/15 | Revise thickness to JEDEC spec. Add Idd values | IDC (9-11-14) |
| A | 4/2/15 | Initial release | IDC (3-16-15) |
| B | 5/28/15 | Update Block diagram , IDD values, IDC review update | IDC (5-28-15) |
| C | 9/22/15 | Update Single Rank Block diagram using 18 DRAM's and Dual Rank Block diagram using 36 DRAM's | IDC (9-16-15) |
| D | 5/12/16 | Add 4Gb based PN's to module config and Idd values table per Samsung datasheet | IDC (5-16-16) |
| E | 3/16/17 | Add VP9MR4G7224JBK. Change logo and format. Add 2666 speed bin and timing | |
| F | 5/2/17 | Add 2666 PN's and speed bin and timing | |
| G | 7/11/17 | Add VP9MR8G7224JLLSB | |
| H | 8/2/17 | change PN from xxxSB to xxxyz | |
| | | | |
| | | | |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 2 of 46 |

Legal Information

Legal Information

Copyright© 2017 Sanmina Corporation. All rights reserved. The information in this document is proprietary and confidential to Sanmina Corporation. No part of this document may be reproduced in any form or by any means or used to make any derivative work (such as translation, transformation, or adaptation) without written permission from Sanmina. Sanmina reserves the right to revise this documentation and to make changes in content from time to time without obligation on the part of Sanmina to provide notification of such revision or change.

Sanmina provides this documentation without warranty, term or condition of any kind, either expressed or implied, including, but not limited to, expressed and implied warranties of merchantability, fitness for a particular purpose, and non-infringement. While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made. In no event will Sanmina be liable for damages arising directly or indirectly from any use of or reliance upon the information contained in this document. Sanmina may make improvements or changes in the product(s) and/or the program(s) described in this documentation at any time.

Sanmina, Viking Technology, Viking Modular Solutions, and the Viking logo are trademarks of Sanmina Corporation. Other company, product or service names mentioned herein may be trademarks or service marks of their respective owners.

STATEMENT OF COMPLIANCE

Viking Technology, Sanmina Corporation ("Viking") shall use commercially reasonable efforts to provide components, parts, materials, products and processes to Customer that do not contain: (i) lead, mercury, hexavalent chromium, polybrominated biphenyls (PBB) and polybrominated diphenyl ethers (PBDE) above 0.1% by weight in homogeneous material or (ii) cadmium above 0.01% by weight of homogeneous material, except as provided in any exemption(s) from RoHS requirements (including the most current version of the "Annex" to Directive 2002/95/EC of 27 January, 2003), as codified in the specific laws of the EU member countries. Viking strives to obtain appropriate contractual protections from its suppliers in connection with the RoHS Directives.

All printed circuit boards (PCBs) have a flammability rating of UL94V-0.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 3 of 46 |

Ordering Information and Module Configuration

| Viking Part Number | Voltage | Capacity | Module Configuration | Device Configuration | Device Package | DIMM Rank | Speed | CAS Latency |
|--------------------|---------|----------|----------------------|----------------------|----------------|-----------|-----------|-----------------|
| VP9MR1G7224HBHyz | 1.2V | 8GB | 1Gx72 | 1024Mx4 (18) | 4Gb FBGA | 1 | PC4-17000 | CL15 (15-15-15) |
| VP9MR1G7224HBJyz | 1.2V | 8GB | 1Gx72 | 1024Mx4 (18) | 4Gb FBGA | 1 | PC4-19200 | CL17 (17-17-17) |
| VP9MR1G7224HBKyz | 1.2V | 8GB | 1Gx72 | 1024Mx4 (18) | 4Gb FBGA | 1 | PC4-21300 | CL19 (19-19-19) |
| VP9MR2G7224HBHyz | 1.2V | 16GB | 2Gx72 | 1024Mx4 (36) | 4Gb FBGA | 2 | PC4-17000 | CL15 (15-15-15) |
| VP9MR2G7224HBJyz | 1.2V | 16GB | 2Gx72 | 1024Mx4 (36) | 4Gb FBGA | 2 | PC4-19200 | CL17 (17-17-17) |
| VP9MR2G7224HBKyz | 1.2V | 16GB | 2Gx72 | 1024Mx4 (36) | 4Gb FBGA | 2 | PC4-21300 | CL19 (19-19-19) |
| VP9MR2G7224JBHyz | 1.2V | 16GB | 2Gx72 | 2048Mx4 (18) | 8Gb FBGA | 1 | PC4-17000 | CL15 (15-15-15) |
| VP9MR2G7224JBJyz | 1.2V | 16GB | 2Gx72 | 2048Mx4 (18) | 8Gb FBGA | 1 | PC4-19200 | CL17 (17-17-17) |
| VP9MR2G7224JBKyz | 1.2V | 16GB | 2Gx72 | 2048Mx4 (18) | 8Gb FBGA | 1 | PC4-21300 | CL19 (19-19-19) |
| VP9MR4G7224JBHyz | 1.2V | 32GB | 4Gx72 | 2048Mx4 (36) | 8Gb FBGA | 2 | PC4-17000 | CL15 (15-15-15) |
| VP9MR4G7224JBJyz | 1.2V | 32GB | 4Gx72 | 2048Mx4 (36) | 8Gb FBGA | 2 | PC4-19000 | CL17 (17-17-17) |
| VP9MR4G7224JBKyz | 1.2V | 32GB | 4Gx72 | 2048Mx4 (36) | 8Gb FBGA | 2 | PC4-21300 | CL19 (19-19-19) |
| VP9MR8G7224JLLyz | 1.2V | 64GB | 8Gx72 | (4Gx4)x36 | 2H TSV | 2 | PC4-21300 | CL19 (19-19-19) |

Notes:

- The lowercase letters y and z are wildcard characters that indicate DRAM vendor and die revisions and /or for customer specific locked BOMs. Refer to the Viking part number coversheet for details.
Contact Viking for availability date

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 4 of 46 |

Features

- JEDEC Standard Power Supply
 - PC4: VDD = VDDQ = 1.2V± 5% (1.14V-1.26V)
 - External VPP = 2.5 Volt +10%, -5%
 - VDDSPD = 2.5V± 10% (2.25-2.75V)
- 288 pin Dual-In-Line Memory Module
- Edge finger connector ramp zone to reduce insertion force
- Point-to-Point topology to reduce loading
- Pseudo-open drain (POD12) DQ lines
- Write DQ CRC (Cyclic Redundancy Check)
- Internally generated VrefDQ
- ECC recovery from command and parity errors
- On-chip CA Parity detection for the command/address bus
- Programmable CAS Latency: 11,12,13,14,15,17
- Programmable CAS Write Latency (CWL).
- Programmable Additive Latency (Posted CAS)
- Per DRAM addressability is supported
- One load for address/command signals using a Registered Clock Driver (RCD)
 - Selectable Fixed burst chop (BC4) of 4 and burst length (BL8) of 8 on-the-fly (OTF) via the mode register set (MRS)
 - 8n prefetch with 2 or 4 selectable bank groups: 16 banks (4 bank groups x 4 banks per bank group)
 - Separate activation, read, write, refresh operations for each bank group
 - 7 mode registers
 - Dynamic On-Die-Termination (ODT) and ODT Park for improved signal integrity.
 - Self Refresh and several Power Down Modes
 - DLL-off mode for power savings
 - ZQ pin Self Calibration for output driver and ODT
 - System Level Timing Calibration Support via Write Leveling and Multi Purpose Register (MPR) Read Pattern
 - Serial Presence Detect with EEPROM
 - On-DIMM Thermal Sensor
 - Asynchronous Reset
 - Bidirectional Differentially Buffered Data Strobes(DQS)
 - RDIMM dimensions within JEDEC MO-309 maximum limits
 - RoHS Compliant

DDR4 SPEED BIN Nomenclature

| Module Standard | SDRAM Standard | Clock |
|------------------------|----------------|----------|
| PC4-17000 | DDR4-2133 | 1066 MHz |
| PC4-19200 ¹ | DDR4-2400 | 1200 MHz |
| PC4-21300 ¹ | DDR4-2667 | 1333 MHz |
| PC4-25600 ¹ | DDR4-3200 | 1600 MHz |

Notes:

1. Contact Viking for availability date

DDR4 Timing Summary

| MT/s | tCK (ns) | CAS Latency (tCK) | tRCD (ns) | tRP (ns) | tRAS (ns) | tRC (ns) | CL-tRCD-tRP |
|------------------|----------|-------------------|-----------|----------|-----------|----------|-------------|
| DDR4-1866 | 1.071 | 13 | 13.92 | 13.92 | 34 | 47.92 | 13-13-13 |
| DDR4-2133 | 0.93 | 15 | 14.06 | 14.06 | 33 | 47.05 | 15-15-15 |
| DDR4-2400 | 0.83 | 17 | 14.16 | 14.16 | 32 | 46.16 | 17-17-17 |
| DDR4-2666 | 0.75 | 22 | 14.25 | 14.25 | 32 | 46.25 | 19-19-19 |

Notes:

- CL = CAS Latency, tRCD = Activate –to–Command Time, tRP = Precharge Time. Refer to Speed Bin tables for details

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 5 of 46 |

Addressing

| | | 16GB(1Rx4) 2048Mbx4 DRAM | 32GB(2Rx4) 2048Mbx4 DRAM |
|----------------|----------------------|-----------------------------|-----------------------------|
| Bank Address | # of Bank Groups | 4 | 4 |
| | BG Address | BG0~BG1 | BG0~BG1 |
| | Bank Address in a BG | BA0~BA1 | BA0~BA1 |
| Row Address | | 128K:A0~A16 | 128K:A0~A16 |
| Column Address | | A0~ A9 | A0~ A9 |
| Page size | | 512B | 512B |

Note:

- Micron datasheet specified 512B / 1KB as page size with "Die revision dependant".
- In Hynix and Samsung Datasheet specifies 512B for x4 Device.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 6 of 46 |

DDR4 288-pin RDIMM Pin Wiring Assignments/Configurations

| Pin# | Description | Pin# | Description | Pin# | Description | Pin# | Description | Pin# | Description | Pin# | Description |
|------|-------------|------|-------------|------|-------------|------|-------------|------|-------------|------|-------------|
| 1 | 12V NC | 145 | 12V NC | 52 | DQS17_c | 196 | DQS8_c | 102 | DQ38 | 246 | VSS |
| 2 | VSS | 146 | VREFCA | 53 | VSS | 197 | DQS8_t | 103 | VSS | 247 | DQ39 |
| 3 | DQ4 | 147 | VSS | 54 | CB6 | 198 | VSS | 104 | DQ34 | 248 | VSS |
| 4 | VSS | 148 | DQ5 | 55 | VSS | 199 | CB7 | 105 | VSS | 249 | DQ35 |
| 5 | DQ0 | 149 | VSS | 56 | CB2 | 200 | VSS | 106 | DQ44 | 250 | VSS |
| 6 | VSS | 150 | DQ1 | 57 | VSS | 201 | CB3 | 107 | VSS | 251 | DQ45 |
| 7 | DQS9_t | 151 | VSS | 58 | RESET_n | 202 | VSS | 108 | DQ40 | 252 | VSS |
| 8 | DQS9_c | 152 | DQS0_c | 59 | VDD | 203 | CKE1 | 109 | VSS | 253 | DQ41 |
| 9 | VSS | 153 | DQS0_t | 60 | CKE0 | 204 | VDD | 110 | DQS14_t | 254 | VSS |
| 10 | DQ6 | 154 | VSS | 61 | VDD | 205 | RFU | 111 | DQS14_c | 255 | DQS5_c |
| 11 | VSS | 155 | DQ7 | 62 | ACT_n | 206 | VDD | 112 | VSS | 256 | DQS5_t |
| 12 | DQ2 | 156 | VSS | 63 | BG0 | 207 | BG1 | 113 | DQ46 | 257 | VSS |
| 13 | VSS | 157 | DQ3 | 64 | VDD | 208 | ALERT_n | 114 | VSS | 258 | DQ47 |
| 14 | DQ12 | 158 | VSS | 65 | A12/BC_n | 209 | VDD | 115 | DQ42 | 259 | VSS |
| 15 | VSS | 159 | DQ13 | 66 | A9 | 210 | A11 | 116 | VSS | 260 | DQ43 |
| 16 | DQ8 | 160 | VSS | 67 | VDD | 211 | A7 | 117 | DQ52 | 261 | VSS |
| 17 | VSS | 161 | DQ9 | 68 | A8 | 212 | VDD | 118 | VSS | 262 | DQ53 |
| 18 | DQS10_t | 162 | VSS | 69 | A6 | 213 | A5 | 119 | DQ48 | 263 | VSS |
| 19 | DQS10_c | 163 | DQS1_c | 70 | VDD | 214 | A4 | 120 | VSS | 264 | DQ49 |
| 20 | VSS | 164 | DQS1_t | 71 | A3 | 215 | VDD | 121 | DQS15_t | 265 | VSS |
| 21 | DQ14 | 165 | VSS | 72 | A1 | 216 | A2 | 122 | DQS15_c | 266 | DQS6_c |
| 22 | VSS | 166 | DQ15 | 73 | VDD | 217 | VDD | 123 | VSS | 267 | DQS6_t |
| 23 | DQ10 | 167 | VSS | 74 | CK0_t | 218 | CK1_t | 124 | DQ54 | 268 | VSS |
| 24 | VSS | 168 | DQ11 | 75 | CK0_c | 219 | CK1_c | 125 | VSS | 269 | DQ55 |
| 25 | DQ20 | 169 | VSS | 76 | VDD | 220 | VDD | 126 | DQ50 | 270 | VSS |
| 26 | VSS | 170 | DQ21 | 77 | VTT | 221 | VTT | 127 | VSS | 271 | DQ51 |
| 27 | DQ16 | 171 | VSS | 78 | EVENT_n | 222 | PARITY | 128 | DQ60 | 272 | VSS |
| 28 | VSS | 172 | DQ17 | 79 | A0 | 223 | VDD | 129 | VSS | 273 | DQ61 |
| 29 | DQS11_t | 173 | VSS | 80 | VDD | 224 | BA1 | 130 | DQ56 | 274 | VSS |
| 30 | DQS11_c | 174 | DQS2_c | 81 | BA0 | 225 | A10/AP | 131 | VSS | 275 | DQ57 |
| 31 | VSS | 175 | DQS2_t | 82 | RAS_n/A16 | 226 | VDD | 132 | DQS16_t | 276 | VSS |
| 32 | DQ22 | 176 | VSS | 83 | VDD | 227 | RFU | 133 | DQS16_c | 277 | DQS7_c |
| 33 | VSS | 177 | DQ23 | 84 | S0_n | 228 | WE_n/A14 | 134 | VSS | 278 | DQS7_t |
| 34 | DQ18 | 178 | VSS | 85 | VDD | 229 | VDD | 135 | DQ62 | 279 | VSS |
| 35 | VSS | 179 | DQ19 | 86 | CAS_n/A15 | 230 | NC | 136 | VSS | 280 | DQ63 |
| 36 | DQ28 | 180 | VSS | 87 | ODT0 | 231 | VDD | 137 | DQ58 | 281 | VSS |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 7 of 46 |

| Pin# | Description | Pin# | Description | Pin# | Description | Pin# | Description | Pin# | Description | Pin# | Description |
|------|-------------|------|-------------|------|-------------|------|-------------|------|-------------|------|-------------|
| 37 | VSS | 181 | DQ29 | 88 | VDD | 232 | A13 | 138 | VSS | 282 | DQ59 |
| 38 | DQ24 | 182 | VSS | 89 | S1_n | 233 | VDD | 139 | SA0 | 283 | VSS |
| 39 | VSS | 183 | DQ25 | 90 | VDD | 234 | A17 NC | 140 | SA1 | 284 | VDDSPD |
| 40 | DQS12_t | 184 | VSS | 91 | ODT1 | 235 | C[2] NC | 141 | SCL | 285 | SDA |
| 41 | DQS12_c | 185 | DQS3_c | 92 | VDD | 236 | VDD | 142 | VPP | 286 | VPP |
| 42 | VSS | 186 | DQS3_t | 93 | S2_n C[0] | 237 | S3_n C[1] | 143 | VPP | 287 | VPP |
| 43 | DQ30 | 187 | VSS | 94 | VSS | 238 | SA2 | 144 | RFU | 288 | VPP |
| 44 | VSS | 188 | DQ31 | 95 | DQ36 | 239 | VSS | | | | |
| 45 | DQ26 | 189 | VSS | 96 | VSS | 240 | DQ37 | | | | |
| 46 | VSS | 190 | DQ27 | 97 | DQ32 | 241 | VSS | | | | |
| 47 | CB4 | 191 | VSS | 98 | VSS | 242 | DQ33 | | | | |
| 48 | VSS | 192 | CB5 NC | 99 | DQS13_t | 243 | VSS | | | | |
| 49 | CB0 | 193 | VSS | 100 | DQS13_c | 244 | DQS4_c | | | | |
| 50 | VSS | 194 | CB1 | 101 | VSS | 245 | DQS4_t | | | | |
| 51 | DQS17_t | 195 | VSS | | | | | | | | |

Notes:

- Pin 230 is defined as NC for UDIMMs, RDIMMs and LRDIMMs. Pin 230 is defined as SAVE_n (ADR) for NVDIMMs.
- A15 needed for 4Gbit DRAM, A16 needed for 8Gbit DRAM, A17 needed for 16Gbit DRAM
- DDR4 pin-out include the following additional pins beyond DDR3: Vpp, ACT_n, A17, BG0, BG1, Alert_n.
- The following DDR3 pins are no longer required for DDR4: BC#, BA2, VREFDQ
- Address A17 is only valid for 16Gbit DRAM
- RAS_n is a multiplexed function with A16. (A16 needed for 8Gbit DRAM)
- CAS_n is a multiplexed function with A15. (A15 needed for 4Gbit DRAM)
- WE_n is a multiplexed function with A14

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 8 of 46 |

PIN FUNCTION DESCRIPTION

| PIN NAME | DESCRIPTION | PIN NAME | DESCRIPTION |
|----------------------------|---|----------|--|
| A0 - A17' | Register address input | SCL | I2C serial bus clock for SPD/TS and register |
| BA0, BA1 | Register bank select input | SDA | I2C serial bus data line for SPD/TS and register |
| BG0, BG1 | Register bank group select input | SA0-SA2 | I2C slave address select for SPD/TS and register |
| RAS_n ² | Register row address strobe input | PAR | Register parity input |
| CAS_n ³ | Register column address strobe input | VDD | SDRAM core power supply |
| WE_n ⁴ | Register write enable input | | |
| CS0_n, CS1_n, CS2_n, CS3_n | DIMM Rank Select Lines input | | |
| CKE0, CKE1 | Register clock enable lines input | VREFCA | SDRAM command/address reference supply |
| ODT0, ODT1 | Register on-die termination control lines input | VSS | Power supply return (ground) |
| ACT_n | Register input for activate input | VDDSPD | Serial Presence Detect positive power supply |
| DQ0 - DQ63 | DIMM memory data bus | ALERT_n | Register ALERT_n output |
| CB0 - CB7 | DIMM ECC check bits | Vpp | DRAM Activation power supply |
| DQS9_t-DQS17_t | Data Buffer data strobes (positive line of differential pair) | | |
| DQS9_c-DQS17_c | Data Buffer data strobes (negative line of differential pair) | RESET_n | Set Register and SDRAMs to a known state |
| | | EVENT_n | SPD signals a thermal event has occurred. |
| CK0_t, CK1_t | Register clock input (positive line of differential pair) | Vtt | SDRAM I/O termination supply |
| CK0_c, CK1_c | Register clocks input (negative line of differential pair) | RFU | Reserved for future use |

Notes:

1. Address A17 is only valid for 16Gbit DRAM
2. RAS_n is a multiplexed function with A16. (A16 needed for 8Gbit DRAM)
3. CAS_n is a multiplexed function with A15. (A15 needed for 4Gbit DRAM)
4. WE_n is a multiplexed function with A14

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 9 of 46 |

Input/Output Functional Descriptions

| SYMBOL | TYPE | FUNCTION |
|--------------------------------|-------|--|
| CK_t, CK_c | Input | Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c. |
| CKE0, (CKE1) | Input | Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK_c, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh. |
| CS0_n, (CS1_n) | Input | Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code. |
| C0, C1, C2 | Input | Chip ID: Chip ID is only used for 3DS for 2,4,8high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code. |
| ODT0, (ODT1) | Input | On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM. |
| ACT_n | Input | Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15 and WE_n/A14 will be considered as Row Address A16, A15 and A14. |
| RAS_n/A16, CAS_n/A15, WE_n/A14 | Input | Command Inputs RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, those are Addressing like A16,A15 and A14 but for non-activation command with ACT_n High, those are Command pins for Read, Write and other command defined in command truth table. |
| BG0 - BG1 | Input | Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. x4 have BG0 and BG1. |
| BA0 - BA1 | Input | Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle. |
| A0 - A17 | Input | Address Inputs: Provided the row address for ACTIVATE Commands and the column address for Read/Write commands th select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions, see other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for the x4 configuration. |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 10 of 46 |

| SYMBOL | TYPE | FUNCTION |
|------------------------------|----------------|---|
| A10 / AP | Input | Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses. |
| A12 / BC_n | Input | Burst Chop: A12 / BC_n is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details. |
| RESET_n | Input | Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD. |
| DQ | Input / Output | Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0~DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific datasheets to determine which DQ is used. |
| CB | Input / Output | Check Bit Input/ Output: Bi-directional ECC portion of data bus for x72 configurations |
| DQS_t, DQS_c, DQSL_t, DQSL_c | Input / Output | Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS_t and DQSL_t, are paired with differential signals DQS_c and DQSL_c respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended. |
| PAR | Input | Command and Address Parity Input: DDR4 Supports Even Parity check in DRAMs with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A17-A0. Input parity should maintain at the rising edge of the clock and at the same time with command & address with CS_n LOW. |
| ALERT_n | Output | Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag. If there is error in CRC, then Alert_n goes LOW for the period time interval and goes back HIGH. IF there is error in Command Address Parity Check, then Alert_n goes LOW for relatively long period until on going DRAM internal recovery transaction to complete. |
| NC | | No Connect: No internal electrical connection is present. |
| VDDQ | Supply | DQ Power Supply: 1.2 V +/- 0.06 V |
| VSSQ | Supply | DQ Ground |
| VDD | Supply | Power Supply: 1.2 V +/- 0.06 V |
| VSS | Supply | Ground |
| Vpp | Supply | DRAM Activation Power Supply: 2.5V (2.375V min , 2.75 max) |
| VREFCA | Supply | Reference voltage for CA |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 11 of 46 |

| SYMBOL | TYPE | FUNCTION |
|--------|--------|----------------------------------|
| ZQ | Supply | Reference Pin for ZQ calibration |


Notes:

1. The input only pins (BG0-BG-1, BA0-BA1, A0-A17, ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, CS_n, CKE, ODT, and RESET_n) do not supply termination.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 12 of 46 |

MECHANICAL OUTLINE

PHYSICAL LAYOUT, SINGLE RANK, 288 pin




Notes:

- All dimensions in mm
- Refer to JEDEC Standard Mechanical Outline MO-309 for other details
- DDR4 PCB is higher and thicker than DDR3 and the gold finger pins may have a ramp zone for easy insertion into DIMM
- Sockets

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 13 of 46 |


PHYSICAL LAYOUT, DUAL RANK 288 pin



Notes:

- All dimensions in mm (inches)
- Refer to JEDEC Standard Mechanical Outline MO-309 for other details
- DDR4 PCB is higher and thicker than DDR3 and the gold finger pins may have a ramp zone for easy insertion into DIMM Sockets


| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 14 of 46 |



| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 15 of 46 |


FUNCTIONAL BLOCK DIAGRAM

BLOCK DIAGRAM, SINGLE RANK




DDR4 HOST MEMORY INTERFACE


BLOCK DIAGRAM, DUAL RANK



DDR4 HOST MEMORY INTERFACE

| | |
|-------------------|---------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | |
| Revision H | |





SPD and THERMAL SENSOR

Notes:

- Unless otherwise noted, resistor values are $15\ \Omega \pm 5\%$.
- See the Net Structure diagrams for all resistors associated with the command, address and control bus.
- ZQ resistors are $240\ \Omega \pm 1\%$. For all other resistor values, refer to the appropriate wiring diagram.
- Refer to EE1004-v and TSE2004av specifications for details.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 18 of 46 |

DQ and DQS MAPPING

| BYTE Group | DQ | | | | | | | | DQS | | | |
|------------|------|------|------|------|------|------|------|------|--------|--------|---------|---------|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | | | | |
| 0 | DQ0 | DQ1 | DQ2 | DQ3 | DQ4 | DQ5 | DQ6 | DQ7 | DQS0_t | DQS0_c | DQS9_t | DQS9_c |
| 1 | DQ8 | DQ9 | DQ10 | DQ11 | DQ12 | DQ13 | DQ14 | DQ15 | DQS1_t | DQS1_c | DQS10_t | DQS10_c |
| 2 | DQ16 | DQ17 | DQ18 | DQ19 | DQ20 | DQ21 | DQ22 | DQ23 | DQS2_t | DQS2_c | DQS11_t | DQS11_c |
| 3 | DQ24 | DQ25 | DQ26 | DQ27 | DQ28 | DQ29 | DQ30 | DQ31 | DQS3_t | DQS3_c | DQS12_t | DQS12_c |
| 4 | DQ32 | DQ33 | DQ34 | DQ35 | DQ36 | DQ37 | DQ38 | DQ39 | DQS4_t | DQS4_c | DQS13_t | DQS13_c |
| 5 | DQ40 | DQ41 | DQ42 | DQ43 | DQ44 | DQ45 | DQ46 | DQ47 | DQS5_t | DQS5_c | DQS14_t | DQS14_c |
| 6 | DQ48 | DQ49 | DQ50 | DQ51 | DQ52 | DQ53 | DQ54 | DQ55 | DQS6_t | DQS6_c | DQS15_t | DQS15_c |
| 7 | DQ56 | DQ57 | DQ58 | DQ59 | DQ60 | DQ61 | DQ62 | DQ63 | DQS7_t | DQS7_c | DQS16_t | DQS16_c |
| 8 | CB0 | CB1 | CB2 | CB3 | CB4 | CB5 | CB6 | CB7 | DQS8_t | DQS8_c | DQS17_t | DQS17_c |

DQ Internal Vref Specifications

| PARAMETER | SYMBOL | Min | Typ | Max | UNIT | NOTES |
|----------------------------------|-----------------|---------|-------|-------|------|-------|
| Vref Max operating point Range 1 | Vref_max_R1 | | - | 92% | VDDQ | 1, 11 |
| Vref Min operating point Range 1 | Vref_min_R1 | 60% | - | | VDDQ | 1,11 |
| Vref Max operating point Range 2 | Vref_max_R2 | | - | 77% | VDDQ | 1, 11 |
| Vref Min operating point Range 2 | Vref_min_R2 | 45% | - | | VDDQ | 1,11 |
| Vref Stepsize | Vref_step | 0.50% | 0.65% | 0.80% | VDDQ | 2 |
| Vref Set Tolerance | Vref_set_tol | -1.625% | 0.00% | 1.63% | VDDQ | 3,4,6 |
| | | -0.15% | 0.00% | 0.15% | VDDQ | 3,5,7 |
| Vref Step Time | Vref_time-long | - | - | 150 | ns | 9 |
| | Vref_time-Short | - | - | 60 | ns | 8 |
| Vref Valid tolerance | Vref_val_tol | -0.15% | 0.00% | 0.15% | VDDQ | 10 |

Notes:

- JESD8-24 specifies Vref to be 70% of VDDQ. Vref DC voltage referenced to VDDQ_DC. VDDQ_DC is 1.2V
- Vref stepsize increment/decrement range. Vref at DC level.
- $Vref_new = Vref_old + n * Vref_step$; n=number of step; if increment use "+"; If decrement use "-"
- The minimum value of Vref setting tolerance= $Vref_new - 1.625% * VDDQ$.
The maximum value of Vref setting tolerance= $Vref_new + 1.625% * VDDQ$. For n>4
- The maximum value of Vref setting tolerance= $Vref_new - 0.15% * VDDQ$.
The maximum value of Vref setting tolerance= $Vref_new + 0.15% * VDDQ$.
- Measured by recording the min and max values of the Vref output over the range, drawing a straight line between those points and comparing all other Vref output settings to that line
- Measured by recording the min and max values of the Vref output across 4 consecutive steps(n=4), drawing a straight line between those points and comparing all other Vref output settings to that line
- Time from MRS command to increment of decrement one step size for Vref
- Time from MRS command to increment of decrement more than one step size up to full range of Vref
- Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. Vref valid is to qualify the step times which will be characterized at the component level.
- DRAM range1 or 2 set by MRS bit MR6, A6.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 19 of 46 |

OVERVIEW OF DDR4 RDIMM MODULE OPERATION

The DDR4 architecture is generally a point-to-point topology with a dedicated channel design. The highest system performance levels can be achieved when the system is configured with 1 DIMM Per Channel (1DPC). DDR4 has more features than DDR3 with a pseudo-open drain (POD12) 1.2v I/O for the data channel, trained Vref, bank groups and write CRC (Cyclic Redundancy Check). The POD12 interface only applies to the data channel. The address command channel behave like DDR3 using mid-point termination and mid-point Vref. The new bank group interleaving feature in DDR4 maximizes data transfer bandwidth.

The DDR4 RDIMM has a Registered Clock Driver (RCD) on the address, command and control lines which are center terminated as they were in DDR3. The RCD supports both RDIMM and LRDIMM modes and the default is RDIMM mode. Mode register MR7 (Manufacturing use only to program the RCD) configures the DDR4 RCD using multi-step mode register programming. MR Mode Register Read via MPR Multi-Purpose Register contains the control word bits that select the working mode.

DDR4 DRAM use pseudo-open drain (POD12) 1.2v drivers with Vdd terminations on DQ lines to increase data rates; unlike DDR3 DRAM that uses stub-series terminated logic drivers, The DRAM addressing scheme in DDR4 is organized into bank groups, Side A and Side B. The host DDR4 memory controller interleaves (multiplexes) among the bank groups to achieve high data rates. DDR4 architecture is a 8n prefetch with bank groups, including the use of two or four selectable bank groups. This will permit the DDR4 memory devices to have separate activation, read, write or refresh operations simultaneously underway in each of the unique bank groups to improve overall memory efficiency and bandwidth, especially when small memory granularities are used.

The data written to the DIMM is read back the same way. However when writing to the internal registers with a "load mode" operation, a specific address is required. This requires the controller to know if the rank is mirrored or not. There is a bit assignment in the SPD that indicates whether the module has been designed with a mirrored feature or not.

DDR4 offers ECC recovery from command and parity errors to prevent the host system from crashing. The use of CRC parity is an optional feature on address command and data; (Error command blocking when parity enabled and post CA parity. If the DIMM does not support CRC, the values of 0x00 will fill the CRC table. The new CA parity feature on the command/address bus provides a low-cost method of verifying the integrity of command and address transfers over a link, for all operations.

Some of the main attributes of DDR4 memory are:

- 1) The ACT_n activate pin replaces RAS#, CAS#, and WE# commands
- 2) PAR and Alert_n for error checking
- 3) Bank group Interleaving
- 4) Improved training modes upon power-up
- 5) Nominal and dynamic ODT: Improvements to the ODT protocol and a new Park Mode allow for a nominal termination and dynamic write termination without having to drive the ODT pin
- 6) DQ bus gear-down mode for 2667Mhz data rates and beyond
- 7) External VPP at 2.5V (for wordline boost)
- 8) 1.2V VDD power with power-saving features that include MPSM Maximum Power Savings Mode, Low Power Auto Self Refresh, Temperature Controlled Refresh, Fine Granularity Refresh, CMD/ADDT latency and DLL off mode
- 9) Internally generated VrefDQ and Calibration.
 - VrefDQ is supplied by the DRAM internally
 - VrefCA is supplied by the board

Important Note:

Longer boot-up times may be experienced in certain situations for controller initiated functions such as VrefDQ calibration, write leveling and other trainings for the DIMM.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 20 of 46 |

DDR4 offers certain performance features that are shown in the following table:

| DDR4 Performance Features | What It Improves |
|--|--|
| Command reordering at queue entry AND queue exit | Reduced impact from high-priority commands maximizes memory bandwidth and throughput, especially difficult traffic scenarios. High-priority commands go straight to the head of the command queue when they're received, but controller can delay the command's exit from the queue until the target DDR4 memory page and bank are ready to accept that command. |
| High-priority commands can enter the queue at head-of-queue position | Latency for high-priority commands |
| Rank grouping and splitting | Bandwidth for multi-rank systems |
| Bank split multiple transactions | Bandwidth for high-speed DRAM |
| Read/write grouping improvements | Bandwidth for all DRAM |
| Data buffers moved to ports parallel write data offload | System bandwidth on narrow transfers. re-orderable write data bandwidth, |
| Multiple core read data FIFOs | Bandwidth if the system bus is stalled |
| Programmable activate look-ahead distance | Latency for high-priority commands when autoprecharge is used |
| More DRAM banks (16 on each die) | More pages can be opened at the same time. And lower latency |

DDR4 MODE REGISTERS

| | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
|------------|--|------------------------|-----------------------------------|---------------------------|---------------------------|------------------------|-----------------------|-------------------------|-----------------------|-------------------|----------------------------|-----------------------|------------|
| MR0 | RFU | Write Recovery and RTP | | | DLL Reset | Test Mode | CAS Latency CL | | | Burst Type | CL | Burst Length BL | |
| MR1 | Qoff | TDQS | Rtt_NOM | | | Write Leveling | RFU | RFU | Additive Latency | | Ron | | DLL Enable |
| MR2 | Write CRC | RFU | Rtt_WR | | RFU | Auto Self Refresh | | CWL | | | RFU | RFU | RFU |
| MR3 | MPR Read Format | | Write CMD Latency with CRC and DM | | Fine Granularity Refresh | | | Temp Sensor | Per-DRAM Addr Mode | Gear down | MPR Enable | MPR Page | |
| MR4 | Write Preamble | Read Preamble | Read Preamble Training Enable | Self Refresh Abort Enable | CS-to-Address Latency CAL | | | RFU | VrefDQ Monitor Enable | Temp Refresh Mode | Temp. Refresh Range | Max Power Down Enable | RFU |
| MR5 | Read DBI Enable | Write DBI Enable | Data Mask Enable | Parity Persistent Error | Rtt_PARK | | | ODT input in Power Down | Parity Error Status | CRC Error Clear | CMD Address Parity Latency | | |
| MR6 | tCCD_L and tDLLK Timing | | | RFU | RFU | VrefDQ Training enable | VrefDQ Training Range | VrefDQ Training Value | | | | | |
| MR7 | Manufacturing use only to program the RCD | | | | | | | | | | | | |

Notes:

1. Refer to JEDEC documentation for detail of the control/status bits.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 22 of 46 |

DC OPERATING CONDITIONS AND CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | VALUE | UNIT | NOTES |
|--|------------------|------------|------|-------|
| Voltage on any pin relative to GND | Vin, Vout | -0.3 ~ 1.5 | V | 1, |
| Voltage on VDD supply relative to GND | VDD | -0.3 ~ 1.5 | V | 1,3 |
| Voltage on VDDQ supply relative to GND | VDDQ | -0.3 ~ 1.5 | V | 1,3 |
| Voltage on VPP supply relative to GND | VPP | -0.3 ~ 3.0 | V | 4 |
| Module operating temperature (ambient) | T _{opr} | 0 ~ 55 | °C | 1,5 |
| Storage temperature | T _{stg} | -55 ~ +100 | °C | 1,2 |

Notes:

- Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51- 2 standard.
- VDD and VDDQ must be within 300 mV of each other at all times and VREFCA must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV.
- VPP must be equal or greater than VDD/VDDQ at all times.
- Refer to JEDEC JC451 specification.

DRAM Component Operating Temperature Range

| SYMBOL | PARAMETER | RATING | UNITS | NOTES |
|-------------------|------------------------------------|----------|-------|-------|
| T _{oper} | Normal Operating Temperature Range | 0 to 85 | °C | 1,2 |
| | Extended Temperature Range | 85 to 95 | °C | 1,3 |

Notes:

- Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 - 85°C under all operating conditions.
- Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
 - Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to the DIMM SPD for option availability.
 - If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b). DDR4 SDRAM's support Auto Self-Refresh and in Extended Temperature Range and please refer to component datasheet and/or the DIMM SPD for tREFI requirements in the Extended Temperature Range

tREFI by Device Density

| PARAMETER | SYMBOL | 2Gb | 4Gb | 8Gb | 16Gb | UNITS | |
|-----------------------------------|--------|---------------------------------|-----|-----|------|-------|----|
| Average periodic refresh interval | tREFI | 0°C ≤ T _{case} ≤ 85°C | 7.8 | 7.8 | 7.8 | 7.8 | μs |
| | | 85°C ≤ T _{case} ≤ 95°C | 3.9 | 3.9 | 3.9 | 3.9 | μs |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 23 of 46 |

AC & DC Operating Conditions

DC OPERATING CONDITIONS AND CHARACTERISTICS (POD12)

| SYMBOL | PARAMETER | RATING | | | UNITS | NOTES |
|--------|---|-----------------|---------------|-----------------|-------|-------|
| | | Min | Typ | Max | | |
| VDD | Supply Voltage VDD: PG4:1.2V±5%, PG4L: 1.05 (TBD) | 1.14 | 1.2 | 1.26 | v | 1,2,3 |
| VDDQ | Supply Voltage for Output. Values in () are at 70% of VDD | 1.14 (0.798) | 1.2 (0.84) | 1.26 (0.882) | v | 1 |
| VPP | 2.5V +10%, -5% | 2.375 | 2.5 | 2.75 | v | 3 |
| VDDSPD | 2.5V± 10% | 2.25 | 2.5 | 2.75 | v | |

Notes:

- POD12 1.2 V Pseudo Open Drain Interface has a VDDQ value of 1.2V but the reference voltage allows POD12 to be used with other VDDQ values. POD12 signals have pull-up-only parallel input termination and have an asymmetric output drive impedance. For example, if the output drivers were using a 60 ohm pull-up drive impedance then the pull-down drivers would be expected to produce a 40 ohm pull-down drive impedance. POD12 does not explicitly call for series termination resistors, so it is suitable for point-to-point as well as multi-drop stub environments which may require some additional termination.
1. JESD8-24 specifies Vref to be 70% of VDDQ. Under all conditions VDDQ must be less than or equal to VDD.
 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
 3. DC bandwidth is limited to 20MHz.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 24 of 46 |

DC CHARACTERISTICS, IDD CURRENTS

IDD DEFINITIONS

| SYMBOL | DDR4 IDD, IDDQ, and IPP Specs |
|-----------|--|
| IDD0A | Operating One Bank Active-Precharge Current (AL=CL-1) |
| IPP0 | Operating One Bank Active-Precharge IPP Current |
| IDD1A | Operating One Bank Active-Read-Precharge Current (AL=CL-1) |
| IPP1 | Operating One Bank Active-Read-Precharge IPP Current |
| IDD2NA | Precharge Standby Current (AL=CL-1) |
| IPP2N | Precharge Standby IPP Current |
| IDD2NL | Precharge Standby Current with CAL enabled |
| IDD2NG | Precharge Standby Current with Gear Down mode enabled |
| IDD2ND | Precharge Standby Current with DLL disabled |
| IDD2N_par | Precharge Standby Current with CA parity enabled |
| IPP2P | Precharge Power-Down IPP Current |
| IDD3NA | Active Standby Current (AL=CL-1) |
| IPP3N | Active Standby IPP Current |
| IPP3P | Active Power-Down IPP Current |
| IDD4RA | Operating Burst Read Current (AL=CL-1) |
| IDD4RB | Operating Burst Read Current with Read DBI |
| IPP4R | Operating Burst Read IPP Current |
| IDDQ4RB | (Optional) Operating Burst Read IDDQ Current with Read DBI |
| IDD4WA | Operating Burst Write Current (AL=CL-1) |
| IDD4WB | Operating Burst Write Current with Write DBI |
| IDD4WC | Operating Burst Write Current with Write CRC |
| IDD4W_par | Operating Burst Write Current with CA Parity |
| IPP4W | Operating Burst Write IPP Current |
| IPP5B | Burst Refresh Write IPP Current (1x REF) |
| IDD5F2 | Burst Refresh Current (2x REF) |
| IPP5F2 | Burst Refresh Write IPP Current (2x REF) |
| IDD5F4 | Burst Refresh Current (4x REF) |
| IPP5F4 | Burst Refresh Write IPP Current (4x REF) |
| IPP6N | Self Refresh IPP Current: Normal Temperature Range |
| IPP6E | Self Refresh IPP Current: Extended Temperature Range |
| IDD6R | Self-Refresh Current: Reduced Temperature Range |
| IPP6R | Self Refresh IPP Current: Reduced Temperature Range |
| IPP6A | Auto Self-Refresh IPP Current |
| IPP7 | Operating bank Interleave Read IPP Current |
| IPP8 | Maximum Power Down IPP Current |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 25 of 46 |

Notes:

- 1) DDR4 IDD and IDDQ specs include the same DDR3 IDD and IDDQ specs with these exceptions:
 - a. IDD2P0 and IDD2P1 are replaced with a single IDD2P. There's no longer any difference in power for the DLL because of better DLL power management inside the DRAM device without any benefit for using slow exit.
 - b. IDD6 is renamed IDD6N Self Refresh Current: Normal Temperature Range
 - c. IDD6ET is renamed IDD6E Self-Refresh Current: Extended Temperature Range
 - d. IDD6TC is renamed IDD6AAut0 Self-Refresh Current
 - e. IDD8 is redefined from (optional) RESET Low Current to IDD8 Maximum Power Down Current, TBD
- 2) IDD values are an average (not peak) current drawn throughout the entire time that it takes to execute the set of conditions specified by JEDEC standards.
- 3) Consult with Viking for tools to help specify the Total Design Power (TDP)

IDD6 Specification

| Symbol | Temperature Range | Value | Unit | Notes |
|--------|-------------------|-------|------|---------|
| IDD6N | 0 - 85 °C | 22 | mA | 3,4 |
| IDD6E | 0 - 95 °C | 33 | mA | 4,5,6 |
| IDD6R | 0 - 45°C | 10 | mA | 4,6,9 |
| IDD6A | 0 °C ~ Ta | 9 | mA | 4,6,7,8 |
| | Tb ~ Ty | 10 | mA | 4,6,7,8 |
| | Tz ~ TOPERmax | 16 | mA | 4,6,7,8 |

Notes:

1. Some IDD currents are higher for x16 organization due to larger page-size architecture.
2. Max. values for IDD currents considering worst case conditions of process, temperature and voltage.
3. Applicable for MR2 settings A6=0 and A7=0.
4. Supplier data sheets include a max value for IDD6.
5. Applicable for MR2 settings A6=0 and A7=1. IDD6ET is only specified for devices which support the Extended Temperature Range feature.
6. Refer to the supplier data sheet for the value specification method (e.g. max, typical) for IDD6ET and IDD6TC
7. Applicable for MR2 settings A6=1 and A7=0. IDD6TC is only specified for devices which support the Auto Self Refresh feature.
8. The number of discrete temperature ranges supported and the associated Ta - Tz values are supplier/design specific. Temperature ranges are specified for all supported values of TOPER. Refer to supplier data sheet for more information.
9. Applicable for MR2 settings TBD. IDD6R is verified by design and characterization, and may not be subject to production test.

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 26 of 46 |

IDD CURRENTS (8Gbit based)

| Symbol | 16GB, Single Rank | | | | 32GB, Dual Rank | | | | Units |
|-----------|-------------------|-----|-----------|-----|-----------------|-----|-----------|-----|-------|
| | DDR4-2133 | | DDR4-2400 | | DDR4-2133 | | DDR4-2400 | | |
| | 15-15-15 | | 17-17-17 | | 15-15-15 | | 17-17-17 | | |
| | 1.2V | | 1.2V | | 1.2V | | 1.2V | | |
| | IDD | IPP | IDD | IPP | IDD | IPP | IDD | IPP | |
| IDD0 | 905 | 72 | 953 | 72 | 1356 | 126 | 1438 | 126 | mA |
| IDD0A | 929 | 72 | 999 | 72 | 1379 | 126 | 1485 | 126 | mA |
| IDD1 | 1186 | 72 | 1246 | 72 | 1667 | 126 | 1772 | 126 | mA |
| IDD1A | 1223 | 72 | 1292 | 72 | 1704 | 126 | 1819 | 126 | mA |
| IDD2N | 698 | 54 | 749 | 54 | 1189 | 108 | 1276 | 108 | mA |
| IDD2NA | 747 | 54 | 806 | 54 | 1247 | 108 | 1349 | 108 | mA |
| IDD2NT | 732 | 54 | 793 | 54 | 1216 | 108 | 1323 | 108 | mA |
| IDD2NL | 613 | 54 | 656 | 54 | 979 | 108 | 1049 | 108 | mA |
| IDD2NG | 702 | 54 | 754 | 54 | 1156 | 108 | 1244 | 108 | mA |
| IDD2ND | 674 | 54 | 722 | 54 | 1100 | 108 | 1180 | 108 | mA |
| IDD2N_par | 735 | 54 | 785 | 54 | 1221 | 108 | 1307 | 108 | mA |
| IDD2P | 460 | 54 | 492 | 54 | 598 | 108 | 652 | 108 | mA |
| IDD2Q | 675 | 54 | 723 | 54 | 1103 | 108 | 1182 | 108 | mA |
| IDD3N | 856 | 54 | 928 | 54 | 1461 | 108 | 1591 | 108 | mA |
| IDD3NA | 895 | 54 | 972 | 54 | 1537 | 108 | 1678 | 108 | mA |
| IDD3P | 537 | 54 | 586 | 54 | 748 | 108 | 840 | 108 | mA |
| IDD4R | 1860 | 54 | 2041 | 54 | 2341 | 108 | 2568 | 108 | mA |
| IDD4RA | 1919 | 54 | 2110 | 54 | 2400 | 108 | 2637 | 108 | mA |
| IDD4RB | 1882 | 54 | 2067 | 54 | 2363 | 108 | 2593 | 108 | mA |
| IDD4W | 1771 | 54 | 1959 | 54 | 2252 | 108 | 2486 | 108 | mA |
| IDD4WA | 1836 | 54 | 2031 | 54 | 2317 | 108 | 2557 | 108 | mA |
| IDD4WB | 1771 | 54 | 1960 | 54 | 2252 | 108 | 2486 | 108 | mA |
| IDD4WC | 1730 | 54 | 1852 | 54 | 2210 | 108 | 2379 | 108 | mA |
| IDD4W_par | 1917 | 54 | 2132 | 54 | 2397 | 108 | 2658 | 108 | mA |
| IDD5B | 3706 | 324 | 3782 | 324 | 4187 | 378 | 4308 | 378 | mA |
| IDD5F2 | 2750 | 270 | 2818 | 270 | 3231 | 324 | 3344 | 324 | mA |
| IDD5F4 | 2381 | 252 | 2445 | 252 | 2862 | 306 | 2971 | 306 | mA |

| Symbol | 16GB, Single Rank | | | | 32GB, Dual Rank | | | | Units |
|--------|-------------------|-----|-----------|-----|-----------------|-----|-----------|-----|-------|
| | DDR4-2133 | | DDR4-2400 | | DDR4-2133 | | DDR4-2400 | | |
| | 15-15-15 | | 17-17-17 | | 15-15-15 | | 17-17-17 | | |
| | 1.2V | | 1.2V | | 1.2V | | 1.2V | | |
| | IDD | IPP | IDD | IPP | IDD | IPP | IDD | IPP | |
| IDD6N | 374 | 72 | 404 | 72 | 734 | 144 | 796 | 144 | mA |
| IDD6E | 562 | 90 | 596 | 90 | 1108 | 180 | 1178 | 180 | mA |
| IDD6R | 282 | 63 | 308 | 63 | 550 | 126 | 603 | 126 | mA |
| IDD6A | 364 | 72 | 388 | 72 | 714 | 144 | 763 | 144 | mA |
| IDD7 | 3297 | 144 | 3648 | 153 | 3778 | 198 | 4175 | 207 | mA |
| IDD8 | 160 | 54 | 181 | 54 | 317 | 108 | 360 | 108 | mA |

Notes:

1. One module rank in the active IDD/PP, the other rank in IDD2P/PP3N.
2. All ranks in this IDD/PP condition.
3. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR4 SDRAM devices support the following options or requirements referred to in this material.
4. Values as per Samsung Datasheet DS_DDR4_8Gb_Bdie_RegisteredDIMM_Rev15-0

IDD CURRENTS (4Gbit based)

| Symbol | 8GB, Single Rank | | | | 16GB, Dual Rank | | | | Units |
|-----------|------------------|-----|-----------|-----|-----------------|-----|-----------|-----|-------|
| | DDR4-2133 | | DDR4-2400 | | DDR4-2133 | | DDR4-2400 | | |
| | 15-15-15 | | 17-17-17 | | 15-15-15 | | 17-17-17 | | |
| | 1.2V | | 1.2V | | 1.2V | | 1.2V | | |
| | IDD | IPP | IDD | IPP | IDD | IPP | IDD | IPP | |
| IDD0 | 879 | 72 | 893 | 72 | 748 | 63 | 763 | 63 | mA |
| IDD0A | 900 | 72 | 926 | 72 | 759 | 63 | 780 | 63 | mA |
| IDD1 | 1135 | 54 | 1153 | 54 | 941 | 54 | 955 | 54 | mA |
| IDD1A | 1177 | 54 | 1201 | 54 | 962 | 54 | 980 | 54 | mA |
| IDD2N | 658 | 54 | 676 | 54 | 638 | 54 | 655 | 54 | mA |
| IDD2NA | 660 | 54 | 678 | 54 | 640 | 54 | 657 | 54 | mA |
| IDD2NT | 688 | 54 | 715 | 54 | 668 | 54 | 695 | 54 | mA |
| IDD2NL | 586 | 54 | 603 | 54 | 568 | 54 | 584 | 54 | mA |
| IDD2NG | 662 | 54 | 680 | 54 | 641 | 54 | 659 | 54 | mA |
| IDD2ND | 631 | 54 | 645 | 54 | 611 | 54 | 625 | 54 | mA |
| IDD2N_par | 669 | 54 | 686 | 54 | 649 | 54 | 665 | 54 | mA |
| IDD2P | 442 | 54 | 450 | 54 | 426 | 54 | 435 | 54 | mA |

| Symbol | 8GB, Single Rank | | | | 16GB, Dual Rank | | | | Units |
|-----------|------------------|-----|-----------|-----|-----------------|-----|-----------|-----|-------|
| | DDR4-2133 | | DDR4-2400 | | DDR4-2133 | | DDR4-2400 | | |
| | 15-15-15 | | 17-17-17 | | 15-15-15 | | 17-17-17 | | |
| | 1.2V | | 1.2V | | 1.2V | | 1.2V | | |
| | IDD | IPP | IDD | IPP | IDD | IPP | IDD | IPP | |
| IDD2Q | 638 | 54 | 653 | 54 | 617 | 54 | 632 | 54 | mA |
| IDD3N | 828 | 54 | 849 | 54 | 786 | 54 | 806 | 54 | mA |
| IDD3NA | 830 | 54 | 850 | 54 | 789 | 54 | 808 | 54 | mA |
| IDD3P | 532 | 54 | 541 | 54 | 505 | 54 | 514 | 54 | mA |
| IDD4R | 1673 | 54 | 1769 | 54 | 1293 | 54 | 1353 | 54 | mA |
| IDD4RA | 1735 | 54 | 1841 | 54 | 1322 | 54 | 1391 | 54 | mA |
| IDD4RB | 1695 | 54 | 1793 | 54 | 1306 | 54 | 1370 | 54 | mA |
| IDD4W | 1610 | 54 | 1719 | 54 | 1182 | 54 | 1246 | 54 | mA |
| IDD4WA | 1676 | 54 | 1795 | 54 | 1215 | 54 | 1283 | 54 | mA |
| IDD4WB | 1610 | 54 | 1719 | 54 | 1181 | 54 | 1246 | 54 | mA |
| IDD4WC | 1526 | 54 | 1591 | 54 | 1139 | 54 | 1179 | 54 | mA |
| IDD4W_par | 1720 | 54 | 1856 | 54 | 1237 | 54 | 1316 | 54 | mA |
| IDD5B | 3660 | 324 | 3683 | 324 | 2183 | 189 | 2204 | 189 | mA |
| IDD5F2 | 3111 | 270 | 3132 | 270 | 1909 | 162 | 1929 | 162 | mA |
| IDD5F4 | 2430 | 198 | 2456 | 198 | 1570 | 126 | 1592 | 126 | mA |
| IDD6N | 301 | 72 | 300 | 72 | 286 | 72 | 281 | 72 | mA |
| IDD6E | 427 | 72 | 427 | 72 | 410 | 72 | 405 | 72 | mA |
| IDD6R | 237 | 72 | 236 | 72 | 224 | 72 | 218 | 72 | mA |
| IDD6A | 291 | 72 | 290 | 72 | 277 | 72 | 272 | 72 | mA |
| IDD7 | 3379 | 162 | 3702 | 162 | 1763 | 108 | 1782 | 108 | mA |
| IDD8 | 142 | 36 | 141 | 36 | 129 | 36 | 124 | 36 | mA |

Notes:

1. One module rank in the active IDD/PP, the other rank in IDD2P/PP3N.
2. All ranks in this IDD/PP condition.
3. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR4 SDRAM devices support the following options or requirements referred to in this material.
4. Values as per Samsung Datasheet DS_DDR4_4Gb_Edie_RegisteredDIMM_Rev11-0

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 29 of 46 |

Input/Output Capacitance

| SYMBOL | PARAMETER | DDR4-1600 DDR4-1867 DDR4-2133 | | DDR4-2400 DDR4-2667 | | DDR4-3200 | | UNIT | NOTES |
|-------------------------|--|-------------------------------------|------|------------------------|------|-----------|-----|------|-------------|
| | | Min | Max | Min | Max | Min | Max | | |
| C _{IO} | Input/output capacitance | 0.7 | 1.4 | 0.7 | 1.3 | TBD | TBD | pF | 1,3 |
| C _{DIO} | Input/output capacitance delta | -0.1 | 0.1 | -0.1 | 0.1 | TBD | TBD | pF | 1,3,11 |
| C _{DDQS} | Input/output capacitance delta DQS and DQS# | - | 0.05 | - | 0.05 | TBD | TBD | pF | 1, 3,5 |
| C _{CK} | Input capacitance, CK and CK# | 0.2 | 0.8 | 0.2 | 0.8 | TBD | TBD | pF | 1,3 |
| C _{DCK} | Input capacitance delta CK and CK# | - | 0.05 | - | 0.05 | TBD | TBD | pF | 1,3,4 |
| C _I | Input capacitance(CTRL, ADD, CMD pins only) | 0.2 | 0.8 | 0.2 | 0.7 | TBD | TBD | pF | 1,3,6 |
| C _{DI_CTRL} | Input capacitance delta(All CTRL pins only) | -0.1 | 0.1 | -0.1 | 0.1 | TBD | TBD | pF | 1,3,7,8 |
| C _{DI_ADD_CMD} | Input capacitance delta(All ADD/CMD pins only) | -0.1 | 0.1 | -0.1 | 0.1 | TBD | TBD | pF | 1, 9, 10 |
| C _{ALERT} | Input/output capacitance of ALERT | 0.5 | 1.5 | 0.5 | 1.5 | TBD | TBD | pF | 1,3 |
| C _{ZQ} | Input/output capacitance of ZQ | 0.5 | 1.5 | 0.5 | 1.5 | TBD | TBD | pF | 1,3,12 |

Notes:

1. This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VSSQ applied with all other signal pins floating.
2. RFU
3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here.
4. Absolute value C_{K_T-CK_C}
5. Absolute value of C_{IO(DQS_T)}-C_{IO(DQS_C)}
6. C_I applies to ODT, CS_n, CKE, A0-A17, BA0-BA1, BG0-BG1, RAS_n, CAS_n, WE_n.
7. C_{DI_CTRL} applies to ODT, CS_n and CKE
8. C_{DI_CTRL} = C_{I(CTRL)}-0.5*(C_{I(CLK_T)}+C_{I(CLK_C)})
9. C_{DI_ADD_CMD} applies to, A0-A17, BA0-BA1, BG0-BG1, RAS_n, CAS_n, WE_n.
10. C_{DI_ADD_CMD} = C_{I(ADD_CMD)}-0.5*(C_{I(CLK_T)}+C_{I(CLK_C)})
11. C_{DIO} = C_{IO(DQ,DM)}-0.5*(C_{IO(DQS_T)}+C_{IO(DQS_C)})
12. Maximum external load capacitance on ZQ pin

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 30 of 46 |

DC and AC Specifications for the SMBus Interface

The specifications for the SMBus follow JEDEC standards.

Speed Bins by Speed Grade DDR4-1600 Speed Bins and Operating Conditions

| Speed Bin | | | DDR4-1600 | | UNIT | NOTES | |
|---|---------|---------------------------------|--|-----------------|------|-------|---------------|
| CL-nRCD-nRP | | | 11-11-11 | | | | |
| Parameter | Symbol | | Min | Max | | | |
| Internal read command to first data | tAA | | 13.75 ¹⁴ (13.50) ^{5,12} | 18 | ns | | |
| Internal read command to first data with read DBI enabled | tAA_DBI | | tAA(min) + 2nCK | tAA(max) + 2nCK | ns | | |
| ACT to internal read or write delay time | tRCD | | 13.75 (13.50) ^{5,12} | - | ns | | |
| PRE command period | tRP | | 13.75 (13.50) ^{5,12} | - | ns | | |
| ACT to PRE command period | tRAS | | 35 | 9 x tREFI | ns | | |
| ACT to ACT or REF command period | tRC | | 48.75 (48.50) ^{5,12} | - | ns | | |
| | Normal | Read DBI | | | | | |
| CWL = 9 | CL = 9 | CL = 11 (Optional) ⁵ | tCK(AVG) | Reserved | | ns | 1,2,3,4,11,14 |
| | CL = 10 | CL = 12 | tCK(AVG) | 1.5 | 1.6 | ns | 1,2,3,4,11 |
| CWL = 9,11 | CL = 10 | CL = 12 | tCK(AVG) | Reserved | | ns | 1,2,3,4 |
| | CL = 11 | CL = 13 | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,4 |
| | CL = 12 | CL = 14 | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3 |
| Supported CL Settings | | | | (9),11,12 | nCK | 13,14 | |
| Supported CL Settings with read DBI | | | | (11),13,14 | nCK | 13 | |
| Supported CWL Settings | | | | 9,11 | nCK | | |

DDR4-1866 Speed Bins and Operating Conditions

| Speed Bin | | | DDR4-1866 | | UNIT | NOTES | |
|---|---------|-------------------------------|--|----------------------------|-------|---------|---------------|
| CL-nRCD-nRP | | | 13-13-13 | | | | |
| Parameter | Symbol | | Min | Max | | | |
| Internal read command to first data | tAA | | 13.92 ¹⁴ (13.50) ^{5,12} | 18 | ns | | |
| Internal read command to first data with read DBI enabled | tAA_DBI | | tAA(min) + 2nCK | tAA(max) + 2nCK | ns | | |
| ACT to internal read or write delay time | tRCD | | 13.92 (13.50) ^{5,12} | - | ns | | |
| PRE command period | tRP | | 13.92 (13.50) ^{5,12} | - | ns | | |
| ACT to PRE command period | tRAS | | 34 | 9 x tREFI | ns | | |
| ACT to ACT or REF command period | tRC | | 47.92 (47.50) ^{5,12} | - | ns | | |
| | Normal | Read DBI | | | | | |
| CWL=9 | CL=9 | CL=11 (Optional) ⁵ | tCK(AVG) | Reserved | | ns | 1,2,3,4,11,14 |
| | CL=10 | CL=12 | tCK(AVG) | 1.5 | 1.6 | ns | 1,2,3,4,11 |
| CWL=9,11 | CL=10 | CL=12 | tCK(AVG) | Reserved | | ns | 4 |
| | CL=11 | CL=13 | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,4,6 |
| | | | | (Optional) ^{5,12} | | | |
| CL=12 | CL=14 | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,6 | |
| CWL=10,12 | CL=12 | CL=14 | tCK(AVG) | Reserved | | ns | 1,2,3,4 |
| | CL=13 | CL=15 | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,4 |
| | CL=14 | CL=16 | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3 |
| Supported CL Settings | | | 9,11,12,13,14 | | nCK | 13,14 | |
| Supported CL Settings with read DBI | | | 11,13,14,15,16 | | nCK | 13 | |
| Supported CWL Settings | | | 9,10,11,12 | | nCK | | |

DDR4-2133 Speed Bins and Operating Conditions

| Speed Bin | | | DDR4-2133 | | UNIT | NOTES | |
|---|---------|---------------------------------|--|----------------------------|--------|-------|---------------|
| CL-nRCD-nRP | | | 15-15-15 | | | | |
| Parameter | | Symbol | Min | Max | | | |
| Internal read command to first data | | tAA | 14.06 ¹⁴ (13.75) ^{5,12} | 18 | ns | | |
| Internal read command to first data with read DBI enabled | | tAA_DBI | tAA(min) + 3nCK | tAA(max) + 3nCK | ns | | |
| ACT to internal read or write delay time | | tRCD | 14.06 (13.75) ^{5,12} | - | ns | | |
| PRE command period | | tRP | 14.06 (13.75) ^{5,12} | - | ns | | |
| ACT to PRE command period | | tRAS | 33 | 9 x tREFI | ns | | |
| ACT to ACT or REF command period | | tRC | 47.06 (46.75) ^{5,12} | - | ns | | |
| | Normal | | | | | | Read DBI |
| CWL = 9 | CL = 9 | CL = 11 (Optional) ⁵ | tCK(AVG) | Reserved | | ns | 1,2,3,4,11,14 |
| | CL = 10 | CL = 12 | tCK(AVG) | 1.5 | 1.6 | ns | 1,2,3,11 |
| CWL = 9,11 | CL = 11 | CL = 13 | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,4,7 |
| | | | tCK(AVG) | (Optional) ^{5,12} | | | |
| | CL = 12 | CL = 14 | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,7 |
| CWL = 10,12 | CL = 13 | CL = 15 | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,4,7 |
| | | | tCK(AVG) | (Optional) ^{5,12} | | | |
| | CL = 14 | CL = 16 | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,7 |
| CWL = 11,14 | CL = 14 | CL = TBD | tCK(AVG) | Reserved | | ns | 1,2,3,4 |
| | CL = 15 | CL = TBD | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,4 |
| | CL = 16 | CL = TBD | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3 |
| Supported CL Settings | | | (9),(11),12,(13),14,15,16 | | nCK | 13,14 | |
| Supported CL Settings with read DBI | | | (11),(13),14,(15),16,18,19 | | nCK | | |
| Supported CWL Settings | | | 9,10,11,12,14 | | nCK | | |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 33 of 46 |

DDR4-2400 Speed Bins and Operating Conditions

| Speed Bin | | | DDR4-2400 | | Unit | NOTE | |
|---|---------|---------------------------------|---|----------------------------|--------|-------|---------------|
| CL-nRCD-nRP | | | 17-17-17 | | | | |
| Parameter | Symbol | | Min | Max | | | |
| Internal read command to first data | tAA | | 14.16 ¹⁴ (13.75) ^{5,12} | 18 | ns | | |
| Internal read command to first data with read DBI enabled | tAA_DBI | | tAA(min) + 3nCK | tAA(max) + 3nCK | ns | | |
| ACT to internal read or write delay time | tRCD | | 14.16 (13.75) ^{5,12} | - | ns | | |
| PRE command period | tRP | | 14.16 (13.75) ^{5,12} | - | ns | | |
| ACT to PRE command period | tRAS | | 32 | 9 x tREFI | ns | | |
| ACT to ACT or REF command period | tRC | | 46.16 (45.75) ^{5,12} | - | ns | | |
| | Normal | Read DBI | | | | | |
| CWL = 9 | CL = 9 | CL = 11 (Optional) ⁵ | tCK(AVG) | Reserved | | ns | 1,2,3,4,11,14 |
| | CL = 10 | CL = 12 | tCK(AVG) | 1.5 | 1.6 | ns | 1,2,3,11 |
| CWL = 9,11 | CL = 11 | CL = 13 | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,4,7 |
| | | | tCK(AVG) | (Optional) ^{5,12} | | | |
| | CL = 12 | CL = 14 | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,7 |
| CWL = 10,12 | CL = 13 | CL = 15 | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,4,7 |
| | | | tCK(AVG) | (Optional) ^{5,12} | | | |
| | CL = 14 | CL = 16 | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,7 |
| CWL = 11,14 | CL = 14 | CL = 17 | tCK(AVG) | Reserved | | ns | 1,2,3,4 |
| | CL = 15 | CL = 18 | tCK(AVG) | 0.938 | <1.071 | ns | 1,2,3,4 |
| | CL = 16 | CL = 19 | tCK(AVG) | 0.938 | <1.071 | ns | 1,2,3 |
| CWL = 12,16 | CL = 15 | CL = 18 | tCK(AVG) | Reserved | | ns | 1,2,3,4 |
| | CL = 16 | CL = 19 | tCK(AVG) | Reserved | | ns | 1,2,3,4 |
| | CL = 17 | CL = 20 | tCK(AVG) | 0.833 | <0.938 | ns | 1,2,3 |
| | CL = 18 | CL = 21 | tCK(AVG) | 0.833 | <0.938 | ns | 1,2,3,4 |
| Supported CL Settings | | | (10),(11),12,(13),14,15,16,17,18 | | nCK | 13,14 | |
| Supported CL Settings with read DBI | | | (12),(13),14,(15),16,18,19,20,21 | | nCK | | |
| Supported CWL Settings | | | 9,10,11,12,14,16 | | nCK | | |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 34 of 46 |

DDR4-2666 Speed Bins and Operating Conditions

| Speed Bin | | DDR4-2666 | | Unit | NOTE |
|--|-------------------------------------|-----------|-----------|-----------|-----------|
| CL-nRCD-nRP | | 22-19-19 | | | |
| Parameter | Symbol | Min | Max | | |
| Internal read command to first data | tAA | 16.5 | 21.5 | ns | |
| ACT to internal read or write delay time | tRCD | 14.25 | - | ns | |
| PRE command period | tRP | 14.25 | - | ns | |
| ACT to PRE command period | tRAS | 32 | 9 x tREFI | ns | |
| ACT to ACT or REF command period | tRC | 46.25 | - | ns | |
| CWL = 9,11 | CL = 13 | tCK(AVG) | Reserved | ns | 1,2,3,4,9 |
| CL = 14 | tCK(AVG) | 1.25 | 1.5 | ns | 1,2,3,8 |
| CWL = 10,12 | CL = 14 | tCK(AVG) | Reserved | ns | 1,2,3,4,9 |
| CL = 15 | tCK(AVG) | Reserved | ns | 1,2,3,4,9 | |
| CL = 16 | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,9 |
| CWL = 11,14 | CL = 16 | tCK(AVG) | Reserved | ns | 1,2,3,4,9 |
| CL = 18 | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,4,9 |
| CL = 20 | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,9 |
| CWL = 12,16 | CL = 18 | tCK(AVG) | Reserved | ns | 1,2,3,4,9 |
| CL = 20 | tCK(AVG) | 0.833 | <0.937 | ns | 1,2,3,4,9 |
| CL = 22 | tCK(AVG) | 0.833 | <0.937 | ns | 1,2,3,9 |
| CWL = 14,18 | CL = 20 | tCK(AVG) | Reserved | ns | 1,2,3,4,9 |
| CL = 22 | tCK(AVG) | 0.75 | 0.833 | ns | 1,2,3,4,9 |
| CL = 24 | tCK(AVG) | 0.75 | 0.833 | ns | 1,2,3,9 |
| Supported CL Settings | 11,12,13,14,15,16,17,18,19,20,22,24 | nCK | | | |
| Supported nRCD Timings minimum | 12 | nCK | | | |
| Supported nRP Timings minimum | 12 | nCK | | | |
| Supported CWL Settings | 9,10,11,12,14,16,18 | nCK | | | |

Timing Parameters by Speed Grade

| Speed | | DDR4-1600 | | DDR4-1866 | | DDR4-2133 | | Units | Note |
|---|--------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|----------|------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Clock Timing | | | | | | | | | |
| Minimum Clock Cycle Time (DLL off mode) | tCK(DLL_OFF) | 8 | - | 8 | - | 8 | - | ns | 23 |
| Average Clock Period | tCK(avg) | See Speed Bins Table | | | | | | ps | |
| Average high pulse width | tCH(avg) | 0.48 | 0.52 | 0.48 | 0.52 | 0.48 | 0.52 | tCK(avg) | |
| Average low pulse width | tCL(avg) | 0.48 | 0.52 | 0.48 | 0.52 | 0.48 | 0.52 | tCK(avg) | |
| Absolute Clock Period | tCK(abs) | tCK(avg)min + tJIT(per)min_tot | tCK(avg)max + tJIT(per)max_tot | tCK(avg)min + tJIT(per)min_tot | tCK(avg)max + tJIT(per)max_tot | tCK(avg)min + tJIT(per)min_tot | tCK(avg)max + tJIT(per)max_tot | tCK | |

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 35 of 46 |

| Speed | | DDR4-1600 | | DDR4-1866 | | DDR4-2133 | | Units | Note |
|--|----------------|-----------------|-----|-----------------|-----|-----------------|-----|----------|-------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Absolute clock HIGH pulse width | tCH(abs) | 0.45 | - | 0.45 | - | 0.45 | - | tCK(avg) | 24 |
| Absolute clock Low pulse width | tCL(abs) | 0.45 | - | 0.45 | - | 0.45 | - | tCK(avg) | 25 |
| Clock Period Jitter- total | JIT(per)_tot | -0.1 | 0.1 | -0.1 | 0.1 | -0.1 | 0.1 | UI | 26 |
| Clock Period Jitter- deterministic | JIT(per)_dj | tbd | | | | | | UI | 27 |
| Clock Period Jitter during DLL locking period | tJIT(per, lck) | tbd | | | | | | UI | |
| Cycle to Cycle Period Jitter | tJIT(cc)_tot | 0.2 | | 0.2 | | 0.2 | | UI | 26 |
| Cycle to Cycle Period Jitter- deterministic | tJIT(cc)_dj | tbd | | | | | | UI | 27 |
| Cycle to Cycle Period Jitter during DLL locking period | tJIT(cc, lck) | tbd | | | | | | UI | |
| Duty cycle Jitter | tJIT(duty) | tbd | | | | | | UI | |
| Cumulative error across 2 cycles | tERR(2per) | tbd | | | | | | UI | |
| Cumulative error across 3 cycles | tERR(3per) | tbd | | | | | | UI | |
| Cumulative error across 4 cycles | tERR(4per) | tbd | | | | | | UI | |
| Cumulative error across 5 cycles | tERR(5per) | tbd | | | | | | UI | |
| Cumulative error across 6 cycles | tERR(6per) | tbd | | | | | | UI | |
| Cumulative error across 7 cycles | tERR(7per) | tbd | | | | | | UI | |
| Cumulative error across 8 cycles | tERR(8per) | tbd | | | | | | UI | |
| Cumulative error across 9 cycles | tERR(9per) | tbd | | | | | | UI | |
| Cumulative error across 10 cycles | tERR(10per) | tbd | | | | | | UI | |
| Cumulative error across 11 cycles | tERR(11per) | tbd | | | | | | UI | |
| Cumulative error across 12 cycles | tERR(12per) | tbd | | | | | | UI | |
| Cumulative error across n = 13, 14 ... 49, 50 cycles | tERR(nper) | tbd | | | | | | UI | |
| Command and Address Timing | | | | | | | | | |
| CAS_n to CAS_n command delay for same bank group | tCCD_L | 5 | - | 5 | - | 6 | - | nCK | |
| CAS_n to CAS_n command delay for different bank group | tCCD_S | 4 | - | 4 | - | 4 | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size | tRRD_S(2K) | Max(4nCK,6ns) | - | Max(4nCK,5.3ns) | - | Max(4nCK,5.3ns) | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to different bank group for 1KB page size | tRRD_S(1K) | Max(4nCK,5ns) | - | Max(4nCK,4.2ns) | - | Max(4nCK,3.7ns) | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to different bank group for 1/2KB page size | tRRD_S(1/2K) | Max(4nCK,5ns) | - | Max(4nCK,4.2ns) | - | Max(4nCK,3.7ns) | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size | tRRD_L(2K) | Max(4nCK,7.5ns) | - | Max(4nCK,6.4ns) | - | Max(4nCK,6.4ns) | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size | tRRD_L(1K) | Max(4nCK,6ns) | - | Max(4nCK,5.3ns) | - | Max(4nCK,5.3ns) | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to same bank group for 1/2KB page size | tRRD_L(1/2K) | Max(4nCK,6ns) | - | Max(4nCK,5.3ns) | - | Max(4nCK,5.3ns) | - | nCK | |
| Four activate window for 2KB page size | tFAW_2K | 35 | | 30 | | 30 | | ns | |
| Four activate window for 1KB page size | tFAW_1K | 25 | | 23 | | 21 | | ns | |
| Four activate window for 1KB page size | tFAW_1/2K | 20 | | 17 | | 15 | | ns | |
| Delay from start of internal write transaction to internal read command for different bank group | tWTR_S | max(2nCK,2.5ns) | - | max(2nCK,2.5ns) | - | max(2nCK,2.5ns) | - | | 1,2,e |
| Delay from start of internal write transaction to internal read command for same bank group | tWTR_L | max(4nCK,7.5ns) | - | max(4nCK,7.5ns) | - | max(4nCK,7.5ns) | - | | 1 |
| Internal READ Command to PRECHARGE Command delay | tRTP | max(4nCK,7.5ns) | - | max(4nCK,7.5ns) | - | max(4nCK,7.5ns) | - | | |

| Speed | | DDR4-1600 | | DDR4-1866 | | DDR4-2133 | | Units | Note |
|--|----------------|----------------------------|-----|----------------------------|-----|----------------------------|-----|------------|-----------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| WRITE recovery time | tWR | 15 | - | 15 | - | 15 | - | ns | 1 |
| WRITE recovery time when CRC and DM are enabled | tWR_CRC_DM | tWR+max(4nCK,3.75ns) | - | tWR+max(5nCK,3.75ns) | - | tWR+max(5nCK,3.75ns) | - | ns | 1,29 |
| Delay from start of internal write transaction to internal read command for different bank groups with both CRC and DM enabled | tWTR_S_CRC_DM | tWTR_S+max(4nCK,3.75ns) | - | tWTR_S+max(5nCK,3.75ns) | - | tWTR_S+max(5nCK,3.75ns) | - | ns | 2,30 |
| Delay from start of internal write transaction to internal read command for same bank group with both CRC and DM enabled | tWTR_L_CRC_DM | tWTR_L+max(4nCK,3.75ns) | - | tWTR_L+max(5nCK,3.75ns) | - | tWTR_L+max(5nCK,3.75ns) | - | ns | 3,31 |
| DLL locking time | tDLLK | TBD | | | | | | nCK | |
| Mode Register Set command cycle time | tMRD | 8 | - | 8 | - | 8 | - | nCK | |
| Mode Register Set command update delay | tMOD | max(24nCK,15ns) | | max(24nCK,15ns) | | max(24nCK,15ns) | | | |
| Multi-Purpose Register Recovery Time | tMPRR | 1 | | 1 | | 1 | | nCK | |
| Multi-Purpose Register Write Recovery Time | tWR_MPR | MIN = tMOD + AL + PL | | MIN = tMOD + AL + PL | | MIN = tMOD + AL + PL | | | |
| CS_n to Command Address Latency | | | | | | | | | |
| CS_n to Command Address Latency | tCAL | 3 | - | 4 | - | 4 | - | nCK | |
| DRAM Data Timing | | | | | | | | | |
| DQS_t,DQS_c to DQ skew, per group, per access | tDQSQ | - | tbd | - | tbd | - | tbd | tCK(avg)/2 | 14,1,9 |
| DQS_t,DQS_c to DQ skew deterministic, per group, per access | tDQSQ | - | tbd | - | tbd | - | tbd | tCK(avg)/2 | 15,1,7,19 |
| DQ output hold time from DQS_t,DQS_c | tQH | tbd | | | | | | tCK(avg)/2 | 14,1,8,19 |
| DQ output hold time deterministic from DQS_t,DQS_c | tQH | tbd | | | | | | UI | 15,1,7,19 |
| DQS_t,DQS_c to DQ Skew total, per group, per access; DBI enabled | tDQSQ | - | tbd | - | tbd | - | tbd | UI | 14,20 |
| DQ output hold time total from DQS_t,DQS_c; DBI enabled | tQH | TBD | | TBD | | TBD | | UI | 14,20 |
| DQ to DQ offset, per group, per access referenced to DQS_t,DQS_c | tDQSQ | TBD | TBD | TBD | TBD | TBD | TBD | UI | 16,17 |
| Data Strobe Timing | | | | | | | | | |
| DQS_t,DQS_c differential output high time | tQSH | TBD | TBD | TBD | TBD | TBD | TBD | tCK(avg)/2 | 22 |
| DQS_t,DQS_c differential output low time | tQSL | TBD | TBD | TBD | TBD | TBD | TBD | tCK(avg)/2 | 21 |
| MPSM Timing | | | | | | | | | |
| Command path disable delay upon MPSM entry | tMPED | tMOD(min) + tCPDED(min) | - | tMOD(min) + tCPDED(min) | - | tMOD(min) + tCPDED(min) | - | | |
| Valid clock requirement after MPSM entry | tCKMPE | tMOD(min) + tCPDED(min) | - | tMOD(min) + tCPDED(min) | - | tMOD(min) + tCPDED(min) | - | | |
| Valid clock requirement before MPSM exit | tCKMPX | tCKSRX(min) | - | tCKSRX(min) | - | tCKSRX(min) | - | | |
| Exit MPSM to commands not requiring a locked DLL | tXMP | TBD | | TBD | | TBD | | | |
| Exit MPSM to commands requiring a locked DLL | tXMPDLL | tXMP(min) + tXSDLL(min) | - | tXMP(min) + tXSDLL(min) | - | tXMP(min) + tXSDLL(min) | - | | |
| CS setup time to CKE | tMPX_S | TBD | | TBD | | TBD | | | |
| CS hold time to CKE | tMPX_H | TBD | | TBD | | TBD | | | |
| Calibration Timing | | | | | | | | | |
| Power-up and RESET calibration time | tZQinit | 1024 | - | 1024 | - | 1024 | - | nCK | |
| Normal operation Full calibration time | tZQoper | 512 | - | 512 | - | 512 | - | nCK | |
| Normal operation Short calibration time | tZQCS | 128 | - | 128 | - | 128 | - | nCK | |
| Reset/Self Refresh Timing | | | | | | | | | |
| Exit Reset from CKE HIGH to a valid command | tXPR | max(5nCK,tRFC(min) + 10ns) | - | max(5nCK,tRFC(min) + 10ns) | - | max(5nCK,tRFC(min) + 10ns) | - | | |
| Exit Self Refresh to commands not requiring a locked DLL | tXS | tRFC(min)+10ns | - | tRFC(min)+10ns | - | tRFC(min)+10ns | - | | |
| SRX to commands not requiring a locked DLL in Self Refresh ABORT | tXS_ABORT(min) | tRFC4(min)+10ns | - | tRFC4(min)+10ns | - | tRFC4(min)+10ns | - | | |

| Speed | | DDR4-1600 | | DDR4-1866 | | DDR4-2133 | | Units | Note |
|---|----------------|----------------------|---------|----------------------|---------|----------------------|---------|----------|-------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Exit Self Refresh to ZOCL, ZQCS and MRS (CL, CWL, WR, RTP and Gear Down) | tXS_FAST (min) | tRFC4(min)+10ns | - | tRFC4(min)+10ns | - | tRFC4(min)+10ns | - | | |
| Exit Self Refresh to commands requiring a locked DLL | tXSDLL | tDLLK(min) | - | tDLLK(min) | - | tDLLK(min) | - | | |
| Minimum CKE low width for Self refresh entry to exit timing | tCKESR | tCKE(min)+1nCK | - | tCKE(min)+1nCK | - | tCKE(min)+1nCK | - | | |
| Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE) | tCKSRE | max(5nCK, 10ns) | - | max(5nCK, 10ns) | - | max(5nCK, 10ns) | - | | |
| Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down when CA Parity is enabled | tCKSRE_PAR | max (5nCK, 10ns)+PL | - | max (5nCK, 10ns)+PL | - | max (5nCK, 10ns)+PL | - | | |
| Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit | tCKSRX | max(5nCK, 10ns) | - | max(5nCK, 10ns) | - | max(5nCK, 10ns) | - | | |
| Power Down Timing | | | | | | | | | |
| Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen t commands not requiring a locked DLL | tXP | max (4nCK, 6ns) | - | max (4nCK, 6ns) | - | max (4nCK, 6ns) | - | | |
| Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL | tXPDLL | max (10nCK, 24ns) | - | max (10nCK, 24ns) | - | max (10nCK, 24ns) | - | | 3 |
| CKE minimum pulse width | tCKE | max (3nCK, 5ns) | - | max (3nCK, 5ns) | - | max (3nCK, 5ns) | - | | 32,33 |
| Command pass disable delay | tCPDED | 4 | - | 4 | - | 4 | - | | |
| Power Down Entry to Exit Timing | tPD | tCKE(min) | 9*tREFI | tCKE(min) | 9*tREFI | tCKE(min) | 9*tREFI | | 6 |
| Timing of ACT command to Power Down entry | tACTPDEN | 1 | - | 1 | - | 2 | - | | 7 |
| Timing of PRE or PREA command to Power Down entry | tPRPDEN | 1 | - | 1 | - | 2 | - | | 7 |
| Timing of RD/RDA command to Power Down entry | tRDPDEN | RL+4+1 | - | RL+4+1 | - | RL+4+1 | - | nCK | |
| Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF) | tWRPDEN | WL+4+(tWR/ tCK(avg)) | - | WL+4+(tWR/ tCK(avg)) | - | WL+4+(tWR/ tCK(avg)) | - | nCK | 4 |
| Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF) | tWRAPDEN | WL+4+WR+1 | - | WL+4+WR+1 | - | WL+4+WR+1 | - | nCK | 5 |
| Timing of WR command to Power Down entry (BC4MRS) | tWRPBC4DEN | WL+2+(tWR/ tCK(avg)) | - | WL+2+(tWR/ tCK(avg)) | - | WL+2+(tWR/ tCK(avg)) | - | nCK | 4 |
| Timing of WRA command to Power Down entry (BC4MRS) | tWRAPBC4DEN | WL+2+WR+1 | - | WL+2+WR+1 | - | WL+2+WR+1 | - | nCK | 5 |
| Timing of REF command to Power Down entry | tREFPDEN | 1 | - | 1 | - | 2 | - | nCK | 7,8 |
| Timing of MRS command to Power Down entry | tMRSPDEN | tMOD(min) | - | tMOD(min) | - | tMOD(min) | - | | |
| PDA Timing | | | | | | | | | |
| Mode Register Set command cycle time in PDA mode | tMRD_PDA | max(16nCK, 10ns) | - | max(16nCK, 10ns) | - | max(16nCK, 10ns) | - | | |
| Mode Register Set command update delay in PDA mode | tMOD_PDA | tMOD | | tMOD | | tMOD | | | |
| ODT Timing | | | | | | | | | |
| Asynchronous RTT turn-on delay (Power-Down with DLL frozen) | tAONAS | 1 | 9 | 1 | 9 | 1 | 9 | ns | |
| Asynchronous RTT turn-off delay (Power-Down with DLL frozen) | tAOFAS | 1 | 9 | 1 | 9 | 1 | 9 | ns | |
| RTT dynamic change skew | tADC | 0.3 | 0.7 | 0.3 | 0.7 | 0.3 | 0.7 | tCK(avg) | |
| Write Leveling Timing | | | | | | | | | |
| First DQS_t/DQS_n rising edge after write leveling mode is programmed | tWLMRD | 40 | - | 40 | - | 40 | - | nCK | 13 |
| DQS_t/DQS_n delay after write leveling mode is programmed | tWLDQSEN | 25 | - | 25 | - | 25 | - | nCK | 13 |
| Write leveling setup time from rising CK_t, CK_c crossing to rising DQS_t/DQS_n crossing | tWLS | 0.13 | - | 0.13 | - | 0.13 | - | tCK(avg) | |

| Speed | | DDR4-1600 | | DDR4-1866 | | DDR4-2133 | | Units | Note |
|--|-----------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|----------|------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Write leveling hold time from rising DQS. t/DQS_n crossing to rising CK_t, CK_crossing | tWLH | 0.13 | - | 0.13 | - | 0.13 | - | tCK(avg) | |
| Write leveling output delay | tWLO | 0 | 9.5 | 0 | 9.5 | 0 | 9.5 | ns | |
| Write leveling output error | tWLOE | | | | | | | ns | |
| CA Parity Timing | | | | | | | | | |
| Commands not guaranteed to be executed during this time | tPAR_UNKNOWN | - | 4 | - | 4 | - | 4 | | |
| Delay from errant command to ALERT_n assertion | tPAR_ALERT_ON | - | PL+6ns | - | PL+6ns | - | PL+6ns | | |
| Pulse width of ALERT_n signal when asserted | tPAR_ALERT_PW | 48 | 96 | 56 | 112 | 64 | 128 | nCK | |
| Time from when Alert is asserted till controller must start providing DES commands in Persistent CA parity mode | tPAR_ALERT_RS P | - | 43 | - | 50 | - | 57 | nCK | |
| Parity Latency [1715.64, JC42.3C] | PL | 4 | | 4 | | 4 | | nCK | |
| CRC Error Reporting | | | | | | | | | |
| CRC error to ALERT_n latency | tCRC_ALERT | 3 | 13 | 3 | 13 | 3 | 13 | ns | |
| CRC ALERT_n pulse width | CRC_ALERT_PW | 6 | 10 | 6 | 10 | 6 | 10 | nCK | |
| Write recovery time when CRC and DM are enabled | tWR_CRC_DM | tWR+max (4nCK,3.75ns) | - | tWR+max (5nCK,3.75ns) | - | tWR+max (5nCK,3.75ns) | - | ns | 10 |
| delay from start of internal write transaction to internal delay from start of internal write transaction to internal read command for different bank group with both CRC and DM enabled | tWTR_S_C RC_DM | tWTR_S+max (4nCK,3.75ns) | - | tWTR_S+max (5nCK,3.75ns) | - | tWTR_S+max (5nCK,3.75ns) | - | ns | 11 |
| delay from start of internal write transaction to internal delay from start of internal write transaction to internal read command for same bank group with both CRC and DM enabled | tWTR_L_C RC_DM | tWTR_L+max (4nCK,3.75ns) | - | tWTR_L+max (5nCK,3.75ns) | - | tWTR_L+max (5nCK,3.75ns) | - | ns | 12 |
| Geardown timing | | | | | | | | | |
| Exit RESET from CKE HIGH to a valid MRS Geardown (T2/Reset) | tXPR_GEAR | TBD | | TBD | | TBD | | | |
| CKE HIGH Assert Geardown Enable time(T2/CKE) | tXS_GEAR | TBD | | TBD | | TBD | | | |
| MRS command to Sync pulse time(T3) | tSYNC_GEAR | TBD | TBD | TBD | TBD | TBD | TBD | | |
| Sync pulse to First valid command(T4) | tCMD_GEAR | TBD | | TBD | | TBD | | | |
| Geardown setup time | tGEAR_setup | TBD | TBD | TBD | TBD | TBD | TBD | | |
| Geardown hold time | tGEAR_hold | TBD | TBD | TBD | TBD | TBD | TBD | | |
| tREFI | | | | | | | | | |
| tRFC1 (min) | 2Gb | 160 | - | 160 | - | 160 | - | ns | |
| | 4Gb | 260 | - | 260 | - | 260 | - | ns | |
| | 8Gb | 350 | - | 350 | - | 350 | - | ns | |
| | 16Gb | TBD by JEDEC board spec) | - | TBD | - | TBD | - | ns | |
| tRFC2 (min) | 2Gb | 110 | - | 110 | - | 110 | - | ns | |
| | 4Gb | 160 | - | 160 | - | 160 | - | ns | |
| | 8Gb | 260 | - | 260 | - | 260 | - | ns | |
| | 16Gb | TBD by JEDEC board spec) | - | TBD | - | TBD | - | ns | |
| tRFC4 (min) | 2Gb | 90 | - | 90 | - | 90 | - | ns | |
| | 4Gb | 110 | - | 110 | - | 110 | - | ns | |
| | 8Gb | 160 | - | 160 | - | 160 | - | ns | |
| | 16Gb | TBD by JEDEC board spec) | - | TBD | - | TBD | - | ns | |

Timing Parameters by Speed Grade, continued

| Speed | | DDR4-2400 | | DDR4-2667 | | DDR4-3200 | | Units | Note |
|--|----------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|--------------------------------|----------|------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Clock Timing | | | | | | | | | |
| Minimum Clock Cycle Time (DLL off mode) | tCK(DLL_OFF) | 8 | - | 8 | - | 8 | - | ns | 23 |
| Average Clock Period | tCK(avg) | See Speed Bins Table | | | | | | ps | |
| Average high pulse width | tCH(avg) | 0.48 | 0.52 | 0.48 | 0.52 | 0.48 | 0.52 | tCK(avg) | |
| Average low pulse width | tCL(avg) | 0.48 | 0.52 | 0.48 | 0.52 | 0.48 | 0.52 | tCK(avg) | |
| Absolute Clock Period | tCK(abs) | tCK(avg)min + tJIT(per)min_tot | tCK(avg)max + tJIT(per)max_tot | tCK(avg)min + tJIT(per)min_tot | tCK(avg)max + tJIT(per)max_tot | tCK(avg)min + tJIT(per)min_tot | tCK(avg)max + tJIT(per)max_tot | tCK | |
| Absolute clock HIGH pulse width | tCH(abs) | 0.45 | - | 0.45 | - | 0.45 | - | tCK(avg) | 24 |
| Absolute clock Low pulse width | tCL(abs) | 0.45 | - | 0.45 | - | 0.45 | - | tCK(avg) | 25 |
| Clock Period Jitter- total | JIT(per)_tot | -42 | 42 | -0.1 | 0.1 | -0.1 | 0.1 | UI | 26 |
| Clock Period Jitter- deterministic | JIT(per)_dj | tbd | | | | | | UI | 27 |
| Clock Period Jitter during DLL locking period | tJIT(per, lck) | tbd | | | | | | UI | |
| Cycle to Cycle Period Jitter | tJIT(cc)_tot | 83 | | 0.2 | | 0.2 | | UI | 26 |
| Cycle to Cycle Period Jitter- deterministic | tJIT(cc)_dj | tbd | | | | | | UI | 27 |
| Cycle to Cycle Period Jitter during DLL locking period | tJIT(cc, lck) | tbd | | | | | | UI | |
| Duty cycle Jitter | tJIT(duty) | tbd | | | | | | UI | |
| Cumulative error across 2 cycles | tERR(2per) | tbd | | | | | | UI | |
| Cumulative error across 3 cycles | tERR(3per) | tbd | | | | | | UI | |
| Cumulative error across 4 cycles | tERR(4per) | tbd | | | | | | UI | |
| Cumulative error across 5 cycles | tERR(5per) | tbd | | | | | | UI | |
| Cumulative error across 6 cycles | tERR(6per) | tbd | | | | | | UI | |
| Cumulative error across 7 cycles | tERR(7per) | tbd | | | | | | UI | |
| Cumulative error across 8 cycles | tERR(8per) | tbd | | | | | | UI | |
| Cumulative error across 9 cycles | tERR(9per) | tbd | | | | | | UI | |
| Cumulative error across 10 cycles | tERR(10per) | tbd | | | | | | UI | |
| Cumulative error across 11 cycles | tERR(11per) | tbd | | | | | | UI | |
| Cumulative error across 12 cycles | tERR(12per) | tbd | | | | | | UI | |
| Cumulative error across n = 13, 14 ... 49, 50 cycles | tERR(nper) | tbd | | | | | | UI | |
| Command and Address Timing | | | | | | | | | |
| CAS_n to CAS_n command delay for same bank group | tCCD_L | 6 | - | tbd | - | - | - | nCK | |
| CAS_n to CAS_n command delay for different bank group | tCCD_S | 4 | - | 4 | - | - | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size | tRRD_S(2K) | Max(4nCK, 5.3ns) | - | - | - | - | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to different bank group for 1KB page size | tRRD_S(1K) | Max(4nCK, 3.3ns) | - | - | - | - | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to different bank group for 1/2KB page size | tRRD_S(1/2K) | Max(4nCK, 3.3ns) | - | - | - | - | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size | tRRD_L(2K) | Max(4nCK, 6.4ns) | - | - | - | - | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size | tRRD_L(1K) | Max(4nCK, 4.9ns) | - | - | - | - | - | nCK | |
| ACTIVATE to ACTIVATE Command delay to same bank group for 1/2KB page size | tRRD_L(1/2K) | Max(4nCK, 4.9ns) | - | - | - | - | - | nCK | |
| Four activate window for 2KB page size | tFAW_2K | 30 | | | | | | ns | |

| Speed | | DDR4-2400 | | DDR4-2667 | | DDR4-3200 | | Units | Note |
|--|---------------|-------------------------|-----|-----------|-----|-----------|-----|------------|-----------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Four activate window for 1KB page size | tFAW_1K | 21 | | | | | | ns | |
| Four activate window for 1KB page size | tFAW_1/2K | 13 | | | | | | ns | |
| Delay from start of internal write transaction to internal read command for different bank group | tWTR_S | max(2nCK,2.5ns) | - | | - | | - | | 1,2,e |
| Delay from start of internal write transaction to internal read command for same bank group | tWTR_L | max(4nCK,7.5ns) | - | | - | | - | | 1 |
| Internal READ Command to PRECHARGE Command delay | tRTP | max (4nCK,7.5ns) | - | | - | | - | | |
| WRITE recovery time | tWR | 15 | - | | - | | - | ns | 1 |
| WRITE recovery time when CRC and DM are enabled | tWR_CRC_DM | tWR+max(5nCK,3.75ns) | - | | - | | - | ns | 1,29 |
| Delay from start of internal write transaction to internal read command for different bank groups with both CRC and OM enabled | tWTR_S_CRC_DM | tWTR_S+max(5nCK,3.75ns) | - | | - | | - | ns | 2,30 |
| Delay from start of internal write transaction to internal read command for same bank group with both CRC and OM enabled | tWTR_L_CRC_DM | tWTR_L+max(5nCK,3.75ns) | - | | - | | - | ns | 3,31 |
| DLL locking time | tDLLK | TBD | | | | | | nCK | |
| Mode Register Set command cycle time | tMRD | 8 | - | | - | | - | nCK | |
| Mode Register Set command update delay | tMOD | max(24nCK,15ns) | - | | - | | - | | |
| Multi-Purpose Register Recovery Time | tMPRR | 1 | - | | - | | - | nCK | |
| Multi-Purpose Register Write Recovery Time | tWR_MPR | tMOD (min) + AL + PL | - | | - | | - | | |
| CS_n to Command Address Latency | | | | | | | | | |
| CS_n to Command Address Latency | tCAL | 5 | - | | - | | - | nCK | |
| DRAM Data Timing | | | | | | | | | |
| DQS_t,DQS_c to DQ skew, per group, per access | tDQSQ | - | tbd | - | tbd | - | tbd | tCK(avg)/2 | 14,1,9 |
| DQS_t,DQS_c to DQ skew deterministic, per group, per access | tDQSQ | - | tbd | - | tbd | - | tbd | tCK(avg)/2 | 15,1,7,19 |
| DQ output hold time from DQS_t,DQS_c | tQH | tbd | - | | - | | - | tCK(avg)/2 | 14,1,8,19 |
| DQ output hold time deterministic from DQS_t, DQS_c | tQH | tbd | - | | - | | - | UI | 15,1,7,19 |
| DQS_t,DQS_c to DQ Skew total, per group, per access; DBI enabled | tDQSQ | - | tbd | - | tbd | - | tbd | UI | 14,20 |
| DQ output hold time total from DQS_t, DQS_c; DBI enabled | tQH | TBD | - | TBD | - | TBD | - | UI | 14,20 |
| DQ to DQ offset , per group, per access refer-enced to DQS_t, DQS_c | tDQSQ | TBD | TBD | TBD | TBD | TBD | TBD | UI | 16, 17 |
| Data Strobe Timing | | | | | | | | | |
| DQS_t,DQS_c differential output high time | tQSH | TBD | TBD | TBD | TBD | TBD | TBD | tCK(avg)/2 | 22 |
| DQS_t,DQS_c differential output low time | tQSL | TBD | TBD | TBD | TBD | TBD | TBD | tCK(avg)/2 | 21 |
| MPSM Timing | | | | | | | | | |
| Command path disable delay upon MPSM entry | tMPED | tMOD(min) + tCPDED(min) | - | | | | - | | |
| Valid clock requirement after MPSM entry | tCKMPE | tMOD(min) + tCPDED(min) | - | | | | - | | |
| Valid clock requirement before MPSM exit | tCKMPX | tCKSRX(min) | - | | | | - | | |
| Exit MPSM to commands not requiring a locked DLL | tXMP | TBD | - | | | | - | | |
| Exit MPSM to commands requiring a locked DLL | tXMPDLL | tXMP(min) + tXSDLL(min) | - | | | | - | | |
| CS setup time to CKE | tMPX_S | TBD | - | | | | - | | |
| CS hold time to CKE | tMPX_H | TBD | - | | | | - | | |
| Calibration Timing | | | | | | | | | |
| Power-up and RESET calibration time | tZQinit | 1024 | - | | | | - | nCK | |
| Normal operation Full calibration time | tZQoper | 512 | - | | | | - | nCK | |

| Speed | | DDR4-2400 | | DDR4-2667 | | DDR4-3200 | | Units | Note |
|---|----------------|-----------------------------|---------|-----------------|-----|-----------------|---------|----------|-------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Normal operation Short calibration time | tZQCS | 128 | - | | | | - | nCK | |
| Reset/Self Refresh Timing | | | | | | | | | |
| Exit Reset from CKE HIGH to a valid command | tXPR | max (5nCK,tRFC(min) + 10ns) | - | | | | - | | |
| Exit Self Refresh to commands not requiring a locked DLL | tXS | tRFC(min)+10ns | - | | | | - | | |
| SRX to commands not requiring a locked DLL in Self Refresh ABORT | tXS_ABORT(min) | tRFC4(min)+10ns | - | | | | - | | |
| Exit Self Refresh to ZQCL,ZQCS and MRS (CL,CWL,WR,RTP and Gear Down) | tXS_FAST (min) | tRFC4(min)+ 10ns | - | | | | - | | |
| Exit Self Refresh to commands requiring a locked DLL | tXSDLL | tDLLK(min) | - | | | | - | | |
| Minimum CKE low width for Self refresh entry to exit timing | tCKESR | tCKE(min)+1nCK | - | | | | - | | |
| Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE) | tCKSRE | max(5nCK,10ns) | - | | | | - | | |
| Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down when CA Parity is enabled | tCKSRE_PAR | max (5nCK,10ns)+PL | - | | | | - | | |
| Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit | tCKSRX | max(5nCK,10ns) | - | | | | - | | |
| Power Down Timing | | | | | | | | | |
| Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen t commands not requiring a locked DLL | tXP | max (4nCK,6ns) | - | | | | - | | |
| Exit Precharge Power Down with DLL frozen t commands requiring a locked DLL | tXPDLL | max (10nCK, 24ns) | - | | | | - | | 3 |
| CKE minimum pulse width | tCKE | max (3nCK, 5ns) | - | | | | - | | 32,33 |
| Command pass disable delay | tCPDED | 4 | - | | | | - | | |
| Power Down Entry to Exit Timing | tPD | tCKE(min) | 9*tREFI | | | | 9*tREFI | | 6 |
| Timing of ACT command to Power Down entry | tACTPDEN | 2 | - | | | | - | | 7 |
| Timing of PRE or PREA command to Power Down entry | tPRPDEN | 2 | - | | | | - | | 7 |
| Timing of RD/RDA command to Power Down entry | tRDPDEN | RL+4+1 | - | | | | - | nCK | |
| Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF) | tWRPDEN | WL+4+(tWR/ tCK(avg)) | - | | | | - | nCK | 4 |
| Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF) | tWRAPDEN | WL+4+WR+1 | - | | | | - | nCK | 5 |
| Timing of WR command to Power Downentry (BC4MRS) | tWRPBC4DEN | WL+2+(tWR/ tCK(avg)) | - | | | | - | nCK | 4 |
| Timing of WRA command to Power Down entry (BC4MRS) | tWRAPBC4DEN | WL+2+WR+1 | - | | | | - | nCK | 5 |
| Timing of REF command to Power Down entry | tREFPDEN | 2 | - | | | | - | nCK | 7,8 |
| Timing of MRS command to Power Down entry | tMRSPDEN | tMOD(min) | - | | | | - | | |
| PDA Timing | | | | | | | | | |
| Mode Register Set command cycle time in PDA mode | tMRD_PDA | max(16nCK,10ns) | - | max(16nCK,10ns) | - | max(16nCK,10ns) | - | | |
| Mode Register Set command update delay in PDA mode | tMOD_PDA | tMOD | | tMOD | | tMOD | | | |
| ODT Timing | | | | | | | | | |
| Asynchronous RTT turn-on delay (Power-Down with DLL frozen) | tAONAS | 1 | 9 | | | | | ns | |
| Asynchronous RTT turn-off delay (Power-Down with DLL frozen) | tAOFAS | 1 | 9 | | | | | ns | |
| RTT dynamic change skew | tADC | 0.3 | 0.7 | | | | | tCK(avg) | |
| Write Leveling Timing | | | | | | | | | |
| First DQS t/DQS_n rising edge after write leveling mode is programmed | tWLMRD | 40 | - | | | | | nCK | 13 |
| DQS t/DQS_n delay after write leveling mode is programmed | tWLDQSEN | 25 | - | | | | | nCK | 13 |

| Speed | | DDR4-2400 | | DDR4-2667 | | DDR4-3200 | | Units | Note |
|--|-----------------|--------------------------|---------------|----------------|-----|-----------|-----|----------|------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Write leveling setup time from rising CK_t, CK_c crossing to rising DQS_t/DQS_n crossing | tWLS | 0.13 | - | | | | | tCK(avg) | |
| Write leveling hold time from rising DQS_t/DQS_n crossing to rising CK_t, CK_c crossing | tWLH | 0.13 | - | | | | | tCK(avg) | |
| Write leveling output delay | tWLO | 0 | 9.5 | | | | | ns | |
| Write leveling output error | tWLOE | | | | | | | ns | |
| CA Parity Timing | | | | | | | | | |
| Commands not guaranteed to be executed during this time | tPAR_UNKNOWN | - | Max(2nCK,3ns) | | | | | | |
| Delay from errant command to ALERT_n assertion | tPAR_ALERT_ON | - | PL+6ns | | | | | | |
| Pulse width of ALERT_n signal when asserted | tPAR_ALERT_PW | 72 | 144 | | | | | nCK | |
| Time from when Alert is asserted till controller must start providing DES commands in Persistent CA parity mode | tPAR_ALERT_RS_P | - | 64 | | | | | nCK | |
| Parity Latency [1715.64, JC42.3C] | PL | 5 | | | | | | nCK | |
| CRC Error Reporting | | | | | | | | | |
| CRC error to ALERT_n latency | tCRC_ALERT | - | 13 | | | | | ns | |
| CRC ALERT_n pulse width | CRC_ALERT_PW | 6 | 10 | | | | | nCK | |
| Write recovery time when CRC and DM are enabled | tWR_CRC_DM | tWR+max (5nCK,3.75ns) | - | | | | | ns | 10 |
| delay from start of internal write transaction to internal delay from start of internal write transaction to internal read command for different bank group with both CRC and DM enabled | tWTR_S_C_RC_DM | tWTR_S+max (5nCK,3.75ns) | - | | | | | ns | 11 |
| delay from start of internal write transaction to internal delay from start of internal write transaction to internal read command for same bank group with both CRC and DM enabled | tWTR_L_C_RC_DM | tWTR_L+max (5nCK,3.75ns) | - | | | | | ns | 12 |
| Geardown timing | | | | | | | | | |
| Exit RESET from CKE HIGH to a valid MRS geardown (T2/Reset) | tXPR_GEAR | tXPR | | tXPR | | | | | |
| CKE HIGH Assert Geardown Enable time(T2/CKE) | tXS_GEAR | tXS | | tXS | | | | | |
| MRS command to Sync pulse time(T3) | tSYNC_GEAR | tMOD(min)+4nCK | | tMOD(min)+4nCK | | | | | 28 |
| Sync pulse to First valid command(T4) | tCMD_GEAR | | | tMOD | | tMOD | | | 28 |
| Geardown setup time | tGEAR_setup | | | 2 | - | 2 | - | nCK | |
| Geardown hold time | tGEAR_hold | | | 2 | - | 2 | - | nCK | |
| tREFI | | | | | | | | | |
| tRFC1 (min) | 2Gb | 160 | - | 160 | - | 160 | - | ns | |
| | 4Gb | 260 | - | 260 | - | 260 | - | ns | |
| | 8Gb | 350 | - | 350 | - | 350 | - | ns | |
| | 16Gb | TBD by JEDEC board spec) | - | TBD | - | TBD | - | ns | |
| tRFC2 (min) | 2Gb | 110 | - | 110 | - | 110 | - | ns | |
| | 4Gb | 160 | - | 160 | - | 160 | - | ns | |
| | 8Gb | 260 | - | 260 | - | 260 | - | ns | |
| | 16Gb | TBD by JEDEC board spec) | - | TBD | - | TBD | - | ns | |
| tRFC4 (min) | 2Gb | 90 | - | 90 | - | 90 | - | ns | |
| | 4Gb | 110 | - | 110 | - | 110 | - | ns | |
| | 8Gb | 160 | - | 160 | - | 160 | - | ns | |
| | 16Gb | TBD by JEDEC board spec) | - | TBD | - | TBD | - | ns | |


Notes:

- Start of internal write transaction is defined as follows:
 For BL8 (Fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.
 For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.
 For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.
- A separate timing parameter will cover the delay from write to read when CRC and DM are simultaneously enabled
- Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR/tCK to the next integer.
- WR in clock cycles as programmed in MR0.
- tREFI depends on TOPER.
- CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required. See 0.1.3 "Power-Down clarifications - Case 2" in RB11112 .

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 43 of 46 |


- DQ Receiver(Rx) compliance mask
- 9. For these parameters, the DDR4 SDRAM device supports $t_{nPARAM}[nCK]=RU\{t_{PARAM}[ns]/t_{CK}(avg)[ns]\}$, which is in clock cycles assuming all input clock jitter specifications are satisfied
- 10. When CRC and DM are both enabled, $t_{WR_CRC_DM}$ is used in place of t_{WR} .
- 11. When CRC and DM are both enabled $t_{WTR_S_CRC_DM}$ is used in place of t_{WTR_S} .
- 12. When CRC and DM are both enabled $t_{WTR_L_CRC_DM}$ is used in place of t_{WTR_L} .
- 13. The max values are system dependent.
- 14. DQ to DQS total timing per group where the total includes the sum of deterministic and random timing terms for a specified BER. BER spec and measurement method are tbd.
- 15. The deterministic component of the total timing. Measurement method tbd.
- 16. DQ to DQ static offset relative to strobe per group. Measurement method tbd.
- 17. This parameter will be characterized and guaranteed by design.
- 18. When the device is operated with the input clock jitter, this parameter needs to be derated by the actual $t_{jit}(per)_{total}$ of the input clock. (output Deratings are relative to the SDRAM input clock). Example tbd.
- 19. DRAM DBI mode is off.
- 20. DRAM DBI mode is enabled. Applicable to x8 and x16 DRAM only.
- 21. t_{QSL} describes the instantaneous differential output low pulse width on $DQS_t - DQS_c$, as measured from on falling edge to the next consecutive rising edge
- 22. t_{QSH} describes the instantaneous differential output high pulse width on $DQS_t - DQS_c$, as measured from on falling edge to the next consecutive rising edge
- 23. There is no maximum cycle time limit besides the need to satisfy the refresh interval t_{REFI}
- 24. $t_{CH}(abs)$ is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge
- 25. $t_{CL}(abs)$ is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge
- 26. Total jitter includes the sum of deterministic and random jitter terms for a specified BER. BER target and measurement method are tbd.
- 27. The deterministic jitter component out of the total jitter. This parameter is characterized and guaranteed by design.
- 28. This parameter has to be even number of clocks
- 29. When CRC and DM are both enabled, $t_{WR_CRC_DM}$ is used in place of t_{WR} .
- 30. When CRC and DM are both enabled $t_{WTR_S_CRC_DM}$ is used in place of t_{WTR_S} .
- 31. When CRC and DM are both enabled $t_{WTR_L_CRC_DM}$ is used in place of t_{WTR_L} .
- 32. After CKE is registered LOW, CKE signal level shall be maintained below V_{ILDC} for t_{CKE} specification (Low pulse width).
- 33. After CKE is registered HIGH, CKE signal level shall be maintained above V_{IHDC} for t_{CKE} specification (HIGH pulse width).
 $UI=t_{CK}(avg).min/2$

DQ input receiver compliance mask for voltage and timing




| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 44 of 46 |

DQ to DQS timing definitions T_{dq} , T_{dqh} , T_{dIVW_total} , T_{dq_dd} , T_{dqh_dd}



DQ T_{dIPW} and $SRIN_dIVW$ definition (for each input pulse)



Note: $SRIN_dIVW = V_{dIVW_Total} / (t_r \text{ or } t_f)$

Voltage and Timing Parameters for DQ input receiver compliance mask

| Symbol | Parameter | DDR4-1600 DDR4-1867 DDR4-2133 | DDR4-2400 DDR4-2667 | DDR4-3200 | Unit | Notes |
|-------------------|-----------|-------------------------------------|------------------------|-----------|------|-------------------|
| Datasheet | | | | | | 8/02/17 |
| PS9MRxx72x4xxx_VP | | | | | | Viking Technology |
| Revision H | | | | | | Page 45 of 46 |

| | | Min | Max | Min | Max | Min | Max | | |
|-------------|--|-----|-----|-----|-----|-----|-----|------|-----------|
| VdIVW_total | Vin Rx Mask input p-p total | - | tbd | - | tbd | - | tbd | mV | 1,2,3,5,7 |
| VdIVW_dV | Vin Rx input swing deterministic voltage | - | tbd | - | tbd | - | tbd | mV | 1,2,6 |
| TdIVW_total | Total DQ Rx input timing window | - | tbd | - | tbd | - | tbd | UI | 1,2,4,5,7 |
| TdIVW_dj | DQ Rx deterministic jitter | - | tbd | - | tbd | - | tbd | UI | 1,2,6 |
| VIHL_AC | DQ AC input swing pk-pk | - | tbd | - | tbd | - | tbd | mV | 1,8 |
| TdIPW | DQ input pulse width | - | tbd | - | tbd | - | tbd | UI | 1,9 |
| Tdqs | DQ to DQS Setup offset | - | tbd | - | tbd | - | tbd | UI | 1,10 |
| Tdqh | DQ to DQS Hold offset | - | tbd | - | tbd | - | tbd | UI | 1,10 |
| Tdqs_dd | DQ to DQ Setup offset | - | tbd | - | tbd | - | tbd | UI | 1,11 |
| Tdqh_dd | DQ to DQ Hold offset | - | tbd | - | tbd | - | tbd | UI | 1,11 |
| SRIN_dIVW | Input Slew Rate over VdIVW | - | tbd | - | tbd | - | tbd | V/ns | 1,12 |

Notes:

1. For DQ in receive mode.
2. Data Rx mask voltage and timing total input valid window. Data Rx mask applied per bit post training and should include voltage and temperature drift terms. Design Target BER < tbd. Measurement method tbd.
3. Rx voltage input AC swing peak-peak requirement over the total TdIVW_total.
4. Rx differential DQ to DQS jitter total timing window at the VdIVW voltage levels centered at Vref.
5. Defined over the DQ internal Vref range 1.
6. Deterministic component of the total Rx mask voltage or timing. Parameter will be characterized and guaranteed by design. Measurement method tbd
7. Overshoot and Undershoot Specifications tbd.
8. DQ signal swing into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level.
9. DQ minimum input pulse width defined at the Vref level.
10. DQ to DQS setup or hold offset defined within byte. Tdqs and Tdqh are the minimum hold and setup per DQ pin for a given component.
11. DQ to DQ setup or hold delta offset defined within byte as the static difference in Tdqs(max) & Tdqs(min) or Tdqh(max)-Tdqh(min) per device.
12. Input slew rate over VdIVW Mask centered at Vref

| | |
|-------------------|-------------------|
| Datasheet | 8/02/17 |
| PS9MRxx72x4xxx_VP | Viking Technology |
| Revision H | Page 46 of 46 |