

**[Order](http://www.ti.com/product/TPS795?dcmp=dsproject&hqs=sandbuy&#samplebuy)** Now



## **[TPS795](http://www.ti.com/product/tps795?qgpn=tps795)**

SLVS350J –OCTOBER 2002–REVISED MAY 2019

Support & **[Community](http://www.ti.com/product/TPS795?dcmp=dsproject&hqs=support&#community)** 

 $22$ 

## **TPS795 Ultralow-Noise, High-PSRR, Fast, RF, 500-mA, Low-Dropout Linear Regulators**

**Technical [Documents](http://www.ti.com/product/TPS795?dcmp=dsproject&hqs=td&#doctype2)** 

#### <span id="page-0-1"></span>**1 Features**

- <span id="page-0-4"></span>500-mA low-dropout regulator with enable
- Available in fixed and adjustable (1.2-V to 5.5-V) versions
- High PSRR (50 dB at 10 kHz)
- Ultralow noise (33  $\mu V_{RMS}$ , TPS79530)
- Fast start-up time  $(50 \mu s)$
- Stable with a 1-µF ceramic capacitor
- Excellent load and line transient response
- Low dropout voltage (110 mV at full load, TPS79530)
- <span id="page-0-3"></span>• 6-pin SOT-223 and 3-mm × 3-mm VSON packages

### <span id="page-0-2"></span>**2 Applications**

- RF: VCOs, receivers, ADCs
- Audio
- Bluetooth<sup>®</sup>, wireless LAN
- Cellular and cordless telephones
- <span id="page-0-0"></span>• Handheld organizers, PDAs

### **3 Description**

Tools & [Software](http://www.ti.com/product/TPS795?dcmp=dsproject&hqs=sw&#desKit)

The TPS795 family of low-dropout (LDO), low-power linear voltage regulators features high power-supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in small outline, 6-pin SOT-223 and  $3\text{-mm} \times 3\text{-mm}$ VSON packages. Each device in the family is stable with a small 1-µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 110 mV at 500 mA). Each device achieves fast start-up times (approximately 50 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (265 µA, typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less<br>than  $1 \mu A$ . The TPS79530 device exhibits than 1 µA. The TPS79530 device exhibits approximately 33  $\mu V_{RMS}$  of output voltage noise at 3-V output with a 0.1-µF bypass capacitor. Applications with analog components that are noise-sensitive, such as portable RF electronics, benefit from the high-PSRR and low-noise features, as well as from the fast response time.

#### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the package option addendum at the end of the data sheet.



#### <span id="page-0-5"></span>**TPS79530 Ripple Rejection vs Frequency TPS79530 vs Frequency**



## **Table of Contents**





### <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



#### **Changes from Revision H (August 2010) to Revision I Changes of Page Page Page**





## Changes from Revision G (July, 2006) to Revision H **Page Page**

 $\overline{2}$ 



### <span id="page-2-4"></span><span id="page-2-0"></span>**5 Pin Configuration and Functions**





#### **Pin Functions**



### <span id="page-2-1"></span>**6 Specifications**

### <span id="page-2-2"></span>**6.1 Absolute Maximum Ratings**

over operating junction temperature range (unless otherwise noted)<sup>(1)</sup>

<span id="page-2-5"></span>

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### <span id="page-2-3"></span>**6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### <span id="page-3-0"></span>**6.3 Recommended Operating Conditions**

over operating junction temperature range (unless otherwise noted)



(1) Minimum  $V_{IN}$  is 2.7 V or  $V_{OUT} + V_{DO}$ , whichever is greater.

#### <span id="page-3-1"></span>**6.4 Thermal Information**

<span id="page-3-2"></span>over operating free-air temperature range (unless otherwise noted)



(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/pdf/spra953)* application [report.](http://www.ti.com/lit/pdf/spra953)

For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](http://www.ti.com/pcbthermalcalc).

(3) Thermal data for the DRB and DCQ packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:

(a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2-mm x 2-mm thermal via array.

. ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3-mm x 2-mm thermal via array. (b) i. DRB: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.

ii. DCQ: Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.

(c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area. To understand the effects of the copper area on thermal performance, see *[Thermal Considerations](#page-15-4)* and *[Estimating Junction Temperature](#page-16-0)* of this data sheet.

4

#### <span id="page-4-0"></span>**6.5 Electrical Characteristics**

over recommended operating temperature range (T<sub>J</sub> = –40°C to 125°C), V<sub>EN</sub> = V<sub>IN</sub>, V<sub>IN</sub> = V<sub>OUT(nom)</sub> + 1 V<sup>(1)</sup>, I<sub>OUT</sub> = 1 mA, C<sub>OUT</sub> = 10  $\mu$ F, and C<sub>NR</sub> = 0.01  $\mu$ F (unless otherwise noted); typical values are at 25°C

<span id="page-4-1"></span>

<span id="page-4-4"></span><span id="page-4-3"></span><span id="page-4-2"></span>(1) Minimum V<sub>IN</sub> is 2.7 V or V<sub>OUT</sub> + V<sub>DO</sub>, whichever is greater.<br>(2) Tolerance of external resistors not included in this specification.

(3) Dropout is not measured for the TPS79501 and TPS79525 because minimum  $V_{IN} = 2.7 V$ .

(4) For adjustable version, this applies only after  $V_{IN}$  is applied; then  $V_{EN}$  transitions high to low.

**[TPS795](http://www.ti.com/product/tps795?qgpn=tps795)** SLVS350J –OCTOBER 2002–REVISED MAY 2019 **[www.ti.com](http://www.ti.com)**



#### <span id="page-5-0"></span>**6.6 Typical Characteristics**

at  $V_{EN} = V_{IN}$ ,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 1$  mA,  $C_{OUT} = 10$   $\mu$ F,  $C_{NR} = 0.01$   $\mu$ F,  $C_{IN} = 2.2$   $\mu$ F, and  $T_J = 25$ °C (unless otherwise noted)

<span id="page-5-1"></span>



#### **Typical Characteristics (continued)**

at  $V_{EN} = V_{IN}$ ,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 1$  mA,  $C_{OUT} = 10$   $\mu$ F,  $C_{NR} = 0.01$   $\mu$ F,  $C_{IN} = 2.2$   $\mu$ F, and  $T_J = 25$ °C (unless otherwise noted)

<span id="page-6-1"></span><span id="page-6-0"></span>

### **Typical Characteristics (continued)**

at  $V_{EN} = V_{IN}$ ,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 1$  mA,  $C_{OUT} = 10 \mu F$ ,  $C_{NR} = 0.01 \mu F$ ,  $C_{IN} = 2.2 \mu F$ , and  $T_J = 25^{\circ}C$  (unless otherwise noted)





#### **Typical Characteristics (continued)**

at  $V_{EN} = V_{IN}$ ,  $V_{IN} = V_{OUT(nom)} + 1$  V,  $I_{OUT} = 1$  mA,  $C_{OUT} = 10 \mu F$ ,  $C_{NR} = 0.01 \mu F$ ,  $C_{IN} = 2.2 \mu F$ , and  $T_J = 25^{\circ}C$  (unless otherwise noted)





### <span id="page-9-0"></span>**7 Detailed Description**

#### <span id="page-9-1"></span>**7.1 Overview**

The TPS795 family of LDO regulators combines the high performance required of many RF and precision analog applications with low current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection at very low headroom  $(V_{IN} - V_{OUT})$ . A noise-reduction pin is provided to bypass noise generated by the band-gap reference and to improve PSRR, while a quick-start circuit quickly charges this capacitor at start-up. All versions have thermal and overcurrent protection, and are fully specified from –40°C to  $+125^{\circ}$ C.

#### <span id="page-9-2"></span>**7.2 Functional Block Diagrams**



**Figure 23. Functional Block Diagram—Adjustable Version**







#### <span id="page-10-0"></span>**7.3 Feature Description**

The enable pin (EN) is active high and is compatible with standard and low-voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

#### **7.3.2 Start-Up**

The TPS795 uses a start-up circuit to quickly charge the noise reduction capacitor,  $C_{NR}$ , if present (see *[Functional Block Diagrams](#page-9-2)*). This circuit allows for the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low leakage  $C_{NR}$  capacitor must be used; most ceramic capacitors are appropriate for this configuration.

For the fastest start-up, apply  $V_{\text{IN}}$  first, and then drive the enable pin (EN) high. If EN is tied to IN, start-up is somewhat slower. To ensure that  $C_{NR}$  is fully charged during start-up, use a 0.1- $\mu$ F or smaller capacitor.

#### **7.3.3 Undervoltage Lockout (UVLO)**

The TPS795 uses an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has approximately 100 mV of hysteresis to help reject input voltage drops when the regulator first turns on.

#### **7.3.4 Regulator Protection**

The TPS795 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS795 features internal current limiting and thermal protection. During normal operation, the TPS795 limits output current to approximately 2.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165°C ( $T_{sd}$ ), thermal-protection circuitry shuts it down. Once the device has cooled down to less than approximately 140°C, regulator operation resumes.

#### <span id="page-11-0"></span>**7.4 Device Functional Modes**

[Table 1](#page-11-1) provides a quick comparison between the normal, dropout, and disabled modes of operation.

<span id="page-11-1"></span>

#### **Table 1. Device Functional Mode Comparison**

#### **7.4.1 Normal Operation**

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ( $V_{OUT(nom)} + V_{DO}$ ).
- The enable voltage has previously exceeded the enable rising threshold voltage and not yet decreased below the enable falling threshold.
- The output current is less than the current limit  $(I_{\text{OUT}} < I_{\text{CL}})$ .
- The device junction temperature is less than the thermal shutdown temperature  $(T_{\rm J} < T_{\rm sd})$ .

#### **7.4.2 Dropout Operation**

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output-voltage deviations.

#### **7.4.3 Disabled**

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature  $(T_1 > T_{\text{sd}})$ .



### <span id="page-12-0"></span>**8 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-12-1"></span>**8.1 Application Information**

The TPS795 family of LDO regulators has been optimized for use in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265 µA, typically), and an enable input to reduce supply currents to less than 1 µA when the regulator is turned off.

#### <span id="page-12-2"></span>**8.2 Typical Application**

A typical application circuit is shown in [Figure 25](#page-12-3).



**Figure 25. Typical Application Circuit**

#### <span id="page-12-3"></span>**8.2.1 Design Requirements**

<span id="page-12-4"></span>[Table 2](#page-12-4) lists the design requirements.



#### **Table 2. Design Parameters**

#### **8.2.2 Detailed Design Procedure**

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout and output current to account for the GND terminal current, and power the load.

#### *8.2.2.1 Input and Output Capacitor Requirements*

Although not required, it is good analog design practice to place a 0.1-µF to 2.2-µF capacitor near the input of the regulator to counteract reactive input sources. A higher-value input capacitor may be necessary if large, fastrise time load transients are anticipated and the device is located several inches from the power source.

Like most low dropout regulators, the TPS795 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitor is 1  $\mu$ F. Any 1- $\mu$ F or larger ceramic capacitor is suitable.



#### *8.2.2.2 Output Noise*

The internal voltage reference is a key source of noise in an LDO regulator. The TPS795 has an NR pin which is connected to the voltage reference through a 250-kΩ internal resistor. The 250-kΩ internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. For the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor should be no more than  $0.1 \mu$ F to ensure that it is fully charged during the quickstart time provided by the internal switch shown in *[Functional Block Diagrams](#page-9-2)*.

For example, the TPS79530 exhibits 40  $\mu V_{RMS}$  of output voltage noise using a 0.1- $\mu$ F ceramic bypass capacitor and a 10-µF ceramic output capacitor. The output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250-kΩ resistor and external capacitor.

#### *8.2.2.3 Dropout Voltage*

The TPS795 uses a PMOS pass transistor to achieve a low dropout voltage. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage (V<sub>DO</sub>), the PMOS pass device is in its linear region of operation and  $r_{DS(on)}$  of the PMOS pass element is the input-to-output resistance. Because the PMOS device behaves like a resistor in dropout,  $V_{\text{DO}}$ approximately scales with the output current.

As with any linear regulator, PSRR degrades as  $(V_{\text{IN}} - V_{\text{OUT}})$  approaches dropout. This effect is illustrated in [Figure 9](#page-6-0) through [Figure 12](#page-6-1).

#### *8.2.2.4 Programming the TPS79501 Adjustable LDO Regulator*

The output voltage of the TPS79501 adjustable regulator is programmed using an external resistor divider as shown in [Figure 26](#page-13-0).



**Figure 26. Typical Application, Adjustable Output**

<span id="page-13-1"></span><span id="page-13-0"></span>The output voltage is calculated using [Equation 1](#page-13-1).

$$
V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right)
$$

where

 $V_{\text{REF}} = 1.2246 \text{ V}$  typical (the internal reference voltage) (1)

Resistors  $R_1$  and  $R_2$  should be chosen for approximately 40-µA divider current. Lower value resistors can be used for improved noise performance, but the device wastes more power. Higher values should be avoided, as leakage current at FB increases the output voltage error.



<span id="page-14-1"></span>The recommended design procedure is to choose  $R_2 = 30.1 \text{ k}\Omega$  to set the divider current at 40 µA, C<sub>1</sub> = 15 pF for stability, and then calculate  $R_1$  using [Equation 2.](#page-14-1)

$$
R_1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_2
$$
\n(2)

To improve the stability of the adjustable version, TI suggests placing a small compensation capacitor between OUT and FB.

<span id="page-14-2"></span>The approximate value of this capacitor can be calculated using [Equation 3.](#page-14-2)

$$
C_1 = \frac{(3 \times 10^{-7}) \times (R_1 + R_2)}{(R_1 \times R_2)}
$$
(3)

The suggested value of this capacitor for several resistor ratios is shown in the table within [Figure 26](#page-13-0). If this capacitor is not used (such as in a unity-gain configuration), then the minimum recommended output capacitor is 2.2  $\mu$ F instead of 1  $\mu$ F.

#### **8.2.3 Application Curves**



### <span id="page-14-0"></span>**8.3 What to Do and What Not to Do**

Place at least one 1-µF ceramic capacitor as close as possible to the OUT pin of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Connect a 0.1-µF or larger, low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the regulator.

Do not exceed the absolute maximum ratings.



#### <span id="page-15-0"></span>**9 Power Supply Recommendations**

These devices are designed to operate from an input voltage supply range from 2.7 V to 5.5 V. The input voltage range provides adequate headroom for the device to have a regulated output. This input supply is well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

#### <span id="page-15-1"></span>**10 Layout**

#### <span id="page-15-2"></span>**10.1 Layout Guidelines**

#### **10.1.1 Board Layout Recommendation to Improve PSRR and Noise Performance**

To improve ac measurements like PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for  $V_{\text{N}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

#### **10.1.2 Regulator Mounting**

The tab of the 6-pin SOT-223 package is electrically connected to ground. For best thermal performance, solder the tab of the surface-mount version directly to a circuit-board copper area. Increasing the copper area improves heat dissipation.

Solder pad footprint recommendations for the devices are presented in application report [SBFA015](http://www.ti.com/lit/pdf/SBFA015), *Solder Pad Recommendations for Surface-Mount Devices*, available from the TI website [\(www.ti.com](http://www.ti.com)).

#### <span id="page-15-4"></span>**10.1.3 Thermal Considerations**

<span id="page-15-3"></span>Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using [Equation 4](#page-15-5):

$$
P_D = (V_{IN} - V_{OUT}) \times I_{OUT}
$$

(4)

<span id="page-15-5"></span>Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VSON (DRB) package, the primary conduction path for heat is through the exposed pad to the printedcircuit-board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On the SOT-223 (DCQ) package, the primary conduction path for heat is through the tab to the PCB. The tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using [Equation 5](#page-15-6):

<span id="page-15-6"></span>
$$
R_{\theta J A} = \frac{(+125^{\circ}C - T_A)}{P_D} \tag{5}
$$



#### **Layout Guidelines (continued)**

Knowing the maximum  $R<sub>θJA</sub>$ , the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using [Figure 29.](#page-16-1)



Note:  $\theta_{JA}$  value at board size of 9 in.<sup>2</sup> (that is, 3 in.  $\times$  3 in.) is a JEDEC standard.

**Figure 29. ΘJA vs Board Size**

<span id="page-16-1"></span>[Figure 29](#page-16-1) shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effect of heat spreading in the ground plane and should not be used to estimate the thermal performance in real application environments.

#### **NOTE**

When the device is mounted on an application PCB, it is strongly recommended to use ΨJT and ΨJB, as explained in *[Estimating Junction Temperature](#page-16-0)*.

#### <span id="page-16-0"></span>**10.1.4 Estimating Junction Temperature**

<span id="page-16-2"></span>Using the thermal metrics Ψ<sub>JT</sub> and Ψ<sub>JB</sub>, as shown in *[Thermal Information](#page-3-1)*, the junction temperature can be estimated with corresponding formulas (given in [Equation 6](#page-16-2)). For backwards compatibility, an older *θJC,Top* parameter is also listed.

$$
\Psi_{\text{JT}}: \quad T_{\text{J}} = T_{\text{T}} + \Psi_{\text{JT}} \bullet P_{\text{D}}
$$

 $\Psi_{IB}$ :  $T_1 = T_B + \Psi_{IB} \cdot P_D$ 

where

- $P<sub>D</sub>$  is the power dissipation shown by [Equation 5](#page-15-6)
- $\bullet$  T<sub>T</sub> is the temperature at the center-top of the IC package
- T<sub>B</sub> is the PCB temperature measured 1 mm away from the IC package *on the PCB surface* (see [Figure 31\)](#page-17-0) (6)

#### **NOTE**

Both  $T<sub>T</sub>$  and  $T<sub>B</sub>$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note [SBVA025,](http://www.ti.com/lit/pdf/SBVA025) Using New Thermal *Metrics*, available for download at [www.ti.com](http://www.ti.com).



#### **Layout Guidelines (continued)**

As shown in [Figure 30,](#page-17-1) the new thermal metrics (Ψ<sub>JT</sub> and Ψ<sub>JB</sub>) have little dependency on board size. That is, using  $\Psi_{\sf JT}$  or  $\Psi_{\sf JB}$  with [Equation 6](#page-16-2) is a good way to estimate  ${\sf T}_{\sf J}$  by simply measuring  ${\sf T}_{\sf T}$  or  ${\sf T}_{\sf B}$ , regardless of the application board size.



**Figure 30. ΨJT and ΨJB vs Board Size**

<span id="page-17-1"></span>For a more detailed discussion of why TI does not recommend using  $\theta_{JC(top)}$  to determine thermal characteristics, see the application report [SBVA025](http://www.ti.com/lit/pdf/SBVA025), Using New Thermal Metrics, available at [www.ti.com.](http://www.ti.com)

For further information, see the application report [SPRA953,](http://www.ti.com/lit/pdf/SPRA953) *IC Package Thermal Metrics*, also available on the TI website.



<span id="page-17-0"></span>**Figure 31. Measuring Point for**  $T_T$  **and**  $T_B$ 



### <span id="page-18-0"></span>**10.2 Layout Examples**



**Figure 32. TPS79501 (Adjustable Voltage Version)—Layout Example**



### **Layout Examples (continued)**



**Figure 33. TPS795 (Fixed Voltage Versions)—Layout Example**



### <span id="page-20-0"></span>**11 Device and Documentation Support**

#### <span id="page-20-1"></span>**11.1 Device Support**

#### **11.1.1 Development Support**

#### *11.1.1.1 Evaluation Modules*

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS795. The [TPS79501DRBEVM evaluation module](https://store.ti.com/TPS79501DRBEVM-Evaluation-Module-for-TPS79501-Single-Output-LDO-P2077.aspx) related (and [user's guide](http://www.ti.com/lit/pdf/SBVU016)) can be requested at the TI website through the product folders or purchased [directly from the TI eStore.](https://store.ti.com/Search.aspx?k=TPS795&pt=-1)

#### *11.1.1.2 Spice Models*

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS795 is available through the product folders under *Tools & Software*.

#### **11.1.2 Device Nomenclature**

#### **Table 3. Device Nomenclature(1)**



(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at [www.ti.com.](http://www.ti.com)

#### <span id="page-20-2"></span>**11.2 Documentation Support**

#### **11.2.1 Related Documentation**

- Texas Instruments, *[Using New Thermal Metrics](http://www.ti.com/lit/pdf/SBVA025)* application report
- Texas Instruments, *[IC Package Thermal Metrics](http://www.ti.com/lit/pdf/SPRA953)* application report
- Texas Instruments, *[TPS78601/TPS79501/TPS79601DRB Evaluation Module](http://www.ti.com/lit/pdf/SBVU016)* user's guide
- Texas Instruments, *[Using New Thermal Metrics](http://www.ti.com/lit/pdf/SBVA025)* application report

#### <span id="page-20-3"></span>**11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### <span id="page-20-4"></span>**11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**[TI E2E™ Online Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[Design Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### <span id="page-21-0"></span>**11.5 Trademarks**

E2E is a trademark of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

#### <span id="page-21-1"></span>**11.6 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### <span id="page-21-2"></span>**11.7 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

### <span id="page-21-3"></span>**12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



## **PACKAGE OPTION ADDENDUM**

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TEXAS** 

#### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2023







### **TEXAS INSTRUMENTS**

www.ti.com

www.ti.com 25-Sep-2023

### **TUBE**



### **B - Alignment groove width**







## **PACKAGE OUTLINE**

## **DCQ0006A SOT - 1.8 mm max height**

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



## **EXAMPLE BOARD LAYOUT**

## **DCQ0006A SOT - 1.8 mm max height**

PLASTIC SMALL OUTLINE



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

![](_page_28_Picture_9.jpeg)

## **EXAMPLE STENCIL DESIGN**

## **DCQ0006A SOT - 1.8 mm max height**

PLASTIC SMALL OUTLINE

![](_page_29_Figure_4.jpeg)

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.

![](_page_29_Picture_8.jpeg)

## DRB8

## **GENERIC PACKAGE VIEW**

# **VSON - 1 mm max height**<br>PLASTIC SMALL OUTLINE - NO LEAD

![](_page_30_Picture_4.jpeg)

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L

![](_page_30_Picture_7.jpeg)

![](_page_31_Picture_1.jpeg)

## **PACKAGE OUTLINE**

## **DRB0008B VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD

![](_page_31_Figure_5.jpeg)

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

![](_page_31_Picture_10.jpeg)

## **EXAMPLE BOARD LAYOUT**

## **DRB0008B VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD

![](_page_32_Figure_4.jpeg)

NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

![](_page_32_Picture_8.jpeg)

## **EXAMPLE STENCIL DESIGN**

## **DRB0008B VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD

![](_page_33_Figure_4.jpeg)

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

![](_page_33_Picture_7.jpeg)

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated