







**SN74LV175A** 

SCLS400J - APRIL 1998 - REVISED MARCH 2023

# SN74LV175A Quadruple D-Type Flip-Flops With Clear

#### 1 Features

- V<sub>CC</sub> operation of 2 V to 5.5
- Maximum t<sub>pd</sub> of 7.5 ns at 5 V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot)  $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V, T}_{A} = 25^{\circ}\text{C}$
- I<sub>off</sub> supports partial-power-down mode operation
- Supports mixed-mode voltage operation
- Contains four flip-flops with double-rail outputs

## 2 Applications


- Buffer or storage registers
- Shift registers
- Pattern generators

## 3 Description

The SN74LV175A device is quadruple D-type flipflops designed for 2 V to 5.5 V  $V_{CC}$  operation. These devices have a direct clear (CLR) input and feature complementary outputs from each flip-flop.

#### **Package Information**

DEVICE NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (16)	9.9 mm × 3.9 mm
CN1741 \/475 A	SOP (16)	10.3 mm × 1.95 mm
SN74LV175A	TSSOP (16)	5 mm × 4.4 mm
	TVSOP (16)	3.6 mm × 4.4 mm



Logic Diagram (Positive Logic)



## **Table of Contents**

1 Features1	8 Detailed Description	.10
2 Applications1	8.1 Overview	
3 Description1	8.2 Functional Block Diagram	10
4 Revision History2	8.3 Feature Description	
5 Pin Configurations and Functions3	8.4 Device Functional Modes	.11
6 Specifications 4	9 Application and Implementation	12
6.1 Absolute Maximum Ratings4	9.1 Application Information	
6.2 ESD Ratings4	9.2 Typical Application	
6.3 Recommended Operating Conditions5	9.3 Power Supply Recommendations	.13
6.4 Thermal Information5	9.4 Layout	13
6.5 Electrical Characteristics5	10 Device and Documentation Support	
6.6 Timing Requirements, V <sub>CC</sub> = 2.5 V ± 0.2 V6	10.1 Documentation Support	14
6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}6$	10.2 Receiving Notification of Documentation Updates	.14
6.8 Timing Requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	10.3 Support Resources	14
6.9 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V7	10.4 Trademarks	
6.10 Switching Characteristics, VCC = 3.5 V ± 0.3 V 7	10.5 Electrostatic Discharge Caution	.14
6.11 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V8	10.6 Glossary	
6.12 Noise Characteristics8	11 Mechanical, Packaging, and Orderable	
6.13 Operating Characteristics8	Information	14
7 Parameter Measurement Information9		

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

NOTE: Page numbers for previous revisions may differ from page numbers in the cur	rent version.
Changes from Revision I (January 2023) to Revision J (March 2023)	Page
• Updated thermal values for PW package from R $\theta$ JA = 108 to 138.7, all values in $^{\circ}$	C/W5
Changes from Revision H (December 2022) to Revision I (January 2023)	Page
Added Typical Application section, Layout Example, Pin Function table, and Pin C	configuration image1
Changes from Revision G (April 2005) to Revision H (December 2022)	Page
• Updated the format for tables, figures, and cross-references throughout the docum	nent 1



# **5 Pin Configurations and Functions**




Figure 5-1. D, DGV, NS, or PW Package (Top View)

**Table 5-1. Pin Functions** 

PIN		TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
1	CLR	I	Clear Pin
2	1Q	0	1Q Output
3	1Q	0	1Q Output
4	1D	I	1D Input
5	2D	I	2D Input
6	2Q	0	2Q Output
7	2Q	0	2Q Output
8	GND	_	Ground Pin
9	CLK	I	Clock Input
10	3Q	0	3Q Output
11	3 <del>Q</del>	0	3QOutput
12	3D	I	3D Input
13	4D	1	4D Input
14	4 <del>Q</del>	0	4QOutput
15	4Q	0	4Q Output
16	V <sub>CC</sub>	_	Power Pin



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range		-0.5	7	V
Vo	Voltage range applied to any output in the	Voltage range applied to any output in the high-impedance or power-off state		7	V
Vo	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

## **6.2 ESD Ratings**

			VALUE	UNIT
	Human-Body Model (A114-A)	±2000		
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model (A115-A)	±200	V
		Charged-Device Model (C101)	±1000	

Product Folder Links: SN74LV175A



# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
V <sub>IH</sub>	Link lavelingut valtage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		0.5	
$V_{IL}$	Low level input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	V
	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
_	High level cultural current	V <sub>CC</sub> = 2 V		-50	μA
		V <sub>CC</sub> = 2.3 V to 2.7 V		-2	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V		-6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		-12	
		V <sub>CC</sub> = 2 V		50	μA
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V to 2.7 V		2	
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12	
		V <sub>CC</sub> = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature	'	-40	85	°C

## **6.4 Thermal Information**

THERMAL METRIC		D	DB	DGV	NS	PW	UNIT
				16 PINS			UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	82	20	64	138.7	°C/W

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> – 0.1			
V <sub>OH</sub>	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
	I <sub>OH</sub> = –6 mA	3 V	2.48			
	I <sub>OH</sub> = -12 mA	4.5 V	3.8			
	Ι <sub>ΟL</sub> = 50 μΑ	2 V to 5.5 V			0.1	
V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	2.3 V			0.4	V
	I <sub>OL</sub> = 6 mA	3 V			0.44	
	I <sub>OL</sub> = 12 mA	4.5 V			0.55	
II	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μА
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ



over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0 V			5	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.4		pF

## 6.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

			T <sub>A</sub> = 25	5°C	SN74LV175A		SN74LV175A		UNIT
			MIN	MAX	MIN	MAX	UNII		
t <sub>w</sub> Pulse duration	CLR low	6		6		ns			
	CLK high or low	6.5		7					
t <sub>su</sub> Setup time before CLK↑	Satura time before CLK¢	Data	7		7.5		no		
	Setup time before CEN	CLR inactive	7		7.5		ns		
t <sub>h</sub>	Hold time, data after CLK↑	·	0.5		1		ns		

# 6.7 Timing Requirements, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

			T <sub>A</sub> = 25°	C	SN74LV175A		UNIT
			MIN	MAX	MIN	MAX	UNII
	t <sub>w</sub> Pulse duration	CLR low	5		5		ns
Iw F		CLK high or low	5		5		
+	Setup time before CLK↑	Data	5		5		ns
L <sub>su</sub>	Setup time before CEK	CLR inactive	5		5		115
t <sub>h</sub>	Hold time, data after CLK↑		1		1		ns

Product Folder Links: SN74LV175A

Submit Document Feedback



# 6.8 Timing Requirements, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted)

			T <sub>A</sub> = 25	°C	SN74LV1	75A	UNIT
			MIN	MAX	MIN	MAX	UNII
	Pulse duration	CLR low	5		5		ne
t <sub>w</sub>	Pulse duration	CLK high or low	5		5		ns
	Setup time before CLK↑	Data	4		4		no
t <sub>su</sub>	Setup time before CLK	CLR inactive	5		5		ns
t <sub>h</sub>	Hold time, data after CLK↑		1		1		ns

## 6.9 Switching Characteristics, $V_{CC}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T,	<sub>λ</sub> = 25°C		SN74LV1	75A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
£			C <sub>L</sub> = 15 pF	50	105		45		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	40	80		35		IVITZ
t <sub>pd</sub>	CLR	Any	C = 15 pE		7.9	16.6	1	20	ns
t <sub>pd</sub>	CLK	Any	C <sub>L</sub> = 15 pF		9.3	18.8	1	22	ns
t <sub>sk(o)</sub>	CLR	Any			10.4	21.6	1	25.5	ns
t <sub>PHL</sub>	CLK	Any	C <sub>L</sub> = 50 pF		12	23.3	1	27	ns
t <sub>sk(o)</sub>						2		2	ns

over operating free-air temperature range (unless otherwise noted)

## 6.10 Switching Characteristics, VCC = 3.5 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T	= 25°C		SN74LV1	75A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
f			C <sub>L</sub> = 15 pF	90	155		75		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	50	120		45		IVITIZ
	CLR	Any	C <sub>1</sub> = 15 pF		5.5	10.1	1	12	ns
	CLK	Ally	OL - 13 pr		6.5	11.5	1	13.5	115
t <sub>pd</sub>	CLR	Any	C <sub>1</sub> = 50 pF		7.4	13.6	1	15.5	no
	CLK	Ally	CL = 50 pr		8.4	15	1	17	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1.5		1.5	ns



# 6.11 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T	= 25°C		SN74LV1	75A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF	150	215		125		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	85	165		75		IVII IZ
	CLR	A m. /	C <sub>1</sub> = 15 pF		3.7	6.4	1	7.5	20
	CLK	Any	CL = 15 pr		4.6	7.3	1	8.5	ns
t <sub>pd</sub>	CLR	Any	C <sub>1</sub> = 50 pF		5.3	8.4	1	9.5	no
	CLK	Ally	CL = 50 pr		6	9.3	1	10.5	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1		1	ns

## **6.12 Noise Characteristics**

 $V_{CC}$  = 3.3 V,  $C_L$  = 50 pF,  $T_A$  = 25°C

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

## **6.13 Operating Characteristics**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST (	CONDITIONS	V <sub>CC</sub>	TYP	UNIT
C	Power discipation conscitance	C <sub>1</sub> = 50 pF	f = 10 MHz	3.3 V	13.6	n.E
Opd	Power dissipation capacitance	$C_L = 50 \text{ pF}$	1 - 10 MHZ	5 V	14.5	p⊦

Submit Document Feedback



### 7 Parameter Measurement Information



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns.  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms



## **8 Detailed Description**

## 8.1 Overview

The SN74LV175A device is an octal D-type flip-flop designed for 2 V to 5.5 V V<sub>CC</sub> operation.

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

This device is a positive-edge-triggered flip-flop with direct clear  $(\overline{CLR})$  input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74LV175A device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

### 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)



# 8.3 Feature Description

## 8.4 Device Functional Modes

**Table 8-1. Function Table** 

	INPUTS		OU	TPUTS
CLR	CLK	D	Qo	Q
L	Х	Х	L	Н
Н	1	Н	Н	L
Н	1	L	L	Н
Н	L	Х	Qo	Q

## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LV175A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid  $V_{CC}$ . This feature makes it Ideal for translating down to the  $V_{CC}$  level. Figure 9-2 shows the reduction in ringing compared to higher drive parts such as the AC or LVC families of logic parts.

#### 9.2 Typical Application




Figure 9-1. Typical Application Schematic

## 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal
  performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV175A
  to one or more of the receiving devices.

Submit Document Feedback

- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

#### 9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu$ F capacitor is recommended. If there are multiple  $V_{CC}$  terminals then 0.01  $\mu$ F or 0.022  $\mu$ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1  $\mu$ F and 1.0  $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in the Layout Example for SN74LV175A are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub>, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

#### 9.4.1.1 Layout Example




Figure 9-2. Layout Example for SN74LV175A



## 10 Device and Documentation Support

### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 8-Sep-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74LV175AD	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	
SN74LV175ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples
SN74LV175ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV175A	Samples
SN74LV175APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV175A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

www.ti.com 8-Sep-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-May-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV175ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV175ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV175ANSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV175APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 12-May-2023




#### \*All dimensions are nominal

	7 till dillitoriolorio di o riorriiridi							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN74LV175ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
	SN74LV175ADR	SOIC	D	16	2500	340.5	336.1	32.0
ı	SN74LV175ANSR	SO	NS	16	2000	356.0	356.0	35.0
	SN74LV175APWR	TSSOP	PW	16	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-May-2023

## **TUBE**



#### \*All dimensions are nominal

Device			Package Type Pins		L (mm)	W (mm)	T (µm)	B (mm)
SN74LV175AD	D	SOIC	16	40	507	8	3940	4.32

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



## NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated