



Automotive-grade dual N-channel 40 V, 3.5 mΩ typ., 40 A STripFET[™] F7 Power MOSFET in a PowerFLAT[™] 5x6 DI

Datasheet - production data





Features

Order code	VDS	RDS(on) max.	ID
STL105DN4LF7AG	40 V	4.5 mΩ	40 A

- AEC-Q101 gualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low Crss/Ciss ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL105DN4LF7AG	105DN4L	PowerFLAT™ 5x6 double island	Tape and reel

January 2018

DocID031358 Rev 1

1/16

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cire	cuits	8
4	Package	e information	9
	4.1	PowerFLAT 5x6 double island WF type C package information .	10
	4.2	Packing information	13
5	Revisio	n history	15



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
VDS	Drain-source voltage	40	V	
V _{GS}	Gate-source voltage	±20	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	40	А	
ID ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	40	А	
IDM ⁽²⁾	I _{DM} ⁽²⁾ Drain current (pulsed)		А	
Ртот	P_{TOT} Total dissipation at T _c = 25 °C		W	
Tj	T _j Operating junction temperature range		°C	
T _{stg}	-55 to 175 -55 to 175			

Notes:

 $^{(1)}$ Drain current is limited by package, the current capability of the silicon is 105 A at 25 °C and 74 A at 100 °C. $^{(2)}$ Pulse width limited by safe operating area.

Table 3: T	hermal data
------------	-------------

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	1.6	°C/W
Rthj-pcb ⁽¹⁾	hj-pcb ⁽¹⁾ Thermal resistance junction-pcb		°C/W

Notes:

 $^{(1)}When$ mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/Off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	40			V
IDSS	Zero gate voltage drain current	$\begin{array}{l} V_{GS}=0 \ V \\ V_{DS}=40 \ V \end{array}$			10	μA
lgss	Gate-body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS} , I_{D} = 250 μ A	1.5		2.5	V
D	Static drain-source	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 12 \text{ A}$		3.5	4.5	
RDS(on)	on-resistance	$V_{GS}=4.5~V,~I_{D}{=}~12~A$		5.3	8	mΩ

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1594	-	
Coss	Output capacitance	$V_{\text{DS}} = 25 \text{ V}, \text{ f} = 1 \text{ MHz},$	-	415	-	рF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	48	-	2
Qg	Total gate charge	$V_{DD} = 20 V, I_D = 24 A,$	-	27.5	-	
Q _{gs}	Gate-source charge	$V_{GS} = 0$ to 10 V (see <i>Figure</i>	-	5.5	-	nC
Q _{gd}	Gate-drain charge	14: "Test circuit for gate charge behavior")	-	6.1	-	

Table 5: Dynamic

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 32 V, I_D = 12 A,$	-	11	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see	-	8.5	-	
td(off)	Turn-off delay time	Figure 13: "Test circuit for resistive load switching	-	48.5	-	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	15	-	



Electrical characteristics

	Table 7: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I _{SD} ⁽¹⁾	Source-drain current		-		40	Α	
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		160	А	
Vsd ⁽³⁾	Forward on voltage	$I_{SD} = 40 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.3	V	
trr	Reverse recovery time	$I_{SD} = 24 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	29.3		ns	
Qrr	Reverse recovery charge	V _{DD} = 32 V (see Figure 15: "Test circuit	-	22.5		nC	
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	-	1.5		А	


Notes:


 $^{(1)}\mbox{Drain current}$ is limited by package, the current capability of the silicon is 105 A at 25 °C.


 $^{(2)}\mbox{Pulse}$ width limited by safe operating area .

 $^{(3)}$ Pulsed: pulse duration = 300 µs, duty cycle 1.5%.











DocID031358 Rev 1




57

Electrical characteristics










DocID031358 Rev 1

3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



4.1 PowerFLAT 5x6 double island WF type C package information




Figure 19: PowerFLAT™ 5x6 double island WF type C package outline



Package information

Table 8:	PowerFLAT™ 5x6 doubl	e island WF type C mech	anical data
Dim		mm	
Dim.	Min.	Тур.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
D7	1.68		1.98
е		1.27	
E	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E8	0.55		0.75
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
К	1.05		1.35
θ	0°		12°



Package information

STL105DN4LF7AG






Figure 20: PowerFLAT[™] 5x6 double island recommended footprint (dimensions are in mm)





4.2 Packing information


Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Package information

STL105DN4LF7AG





5 Revision history

Table 9: Document revision history

Date	Revision	Changes
10-Jan-2018	1	First release.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

