


### HIGH-SPEED 8K x 18 DUAL-PORT STATIC RAM

#### **Features**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Commercial: 15ns (max.)
- Low-power operation
  - IDT7035L
    - Active: 800mW (typ.)
    - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7035 easily expands data bus width to 36 bits or more using the Master/Slave select when cascading more than one device

- MS = H for BUSY output flag on Master
   MS = L for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- ◆ TTL-compatible, single 5V (±10%) power supply
- Available in 100-pin Thin Quad Flatpack

## Functional Block Diagram



- 1. (MASTER):  $\overline{\text{BUSY}}$  is output; (SLAVE):  $\overline{\text{BUSY}}$  is input.
- 2. BUSY outputs and INT outputs are non-tri-stated push-pull.

### Description

The IDT7035 is a high-speed 8K x 18 Dual-Port Static RAM. The IDT7035 is designed to be used as a stand-alone 144K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 36-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 36-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by Chip Enable  $(\overline{CE})$  permits the on-chip circuitry of

each port to enter a very low standby power mode.

The IDT7035 utilizes a 18-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using CMOS high-performance technology, these devices typically operate on only 800 mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of  $500 \mu \text{W}$  from a 2 V battery.

### Pin Configurations (1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.

## Pin Names

Left Port	Right Port	Names
ĒĒ	CE <sub>R</sub>	Chip Enable
R/WL	R/W̄R	Read/Write Enable
ŌĒL	<del>OE</del> R	Output Enable
A0L - A12L	A0R - A12R	Address
I/O0L - I/O17L	VO0R - VO17R	Data Input/Output
SEML	SEMR	Semaphore Enable
ŪBL	ŪB̄R	Upper Byte Select
ŪB∟	<del>LB</del> R	Lower Byte Select
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M	/ <del>S</del>	Master or Slave Select
V	CC	Power
G	ND	Ground

4088 tbl 01

# Truth Table I: Non-Contention Read/Write Control

	Inputs <sup>(1)</sup>					Outputs		
CE	R∕ <b>W</b>	ŌĒ	ŪB	ĪΒ	SEM	I/O9-17	I/O <sub>0-8</sub>	Mode
Н	х	Х	Х	X	н	High-Z	High-Z	Deselected: Power-Down
Х	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	Н	DATAout	DATAout	Read Both Bytes
Х	х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1.  $A_{0L}$  —  $A_{12L} \neq A_{0R}$  —  $A_{12R}$ 

4088 tbl 02

Truth Table II: Semaphore Read/Write Control<sup>(1)</sup>

		Inp	outs			Outputs		
ĈΕ	R∕ <b>W</b>	ŌĒ	ŪB	LΒ	SEM	I/O9-17	I/O <sub>0-8</sub>	Mode
Н	Н	L	Х	Х	L	DATAout	DATAout	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAout	DATAout	Read Data in Semaphore Flag
Н	<b>↑</b>	Х	Х	Х	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
Х	<b>↑</b>	Х	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	х	Х	Х	L	L			Not Allowed

NOTE:

1. There are eight semaphore flags written to via I/O<sub>0</sub> and read from I/O<sub>0</sub> - I/O<sub>17</sub>. These eight semaphores are addressed by A<sub>0</sub> - A<sub>2</sub>.

4088 tbl 03

4088 tbl 05

### Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Твіаѕ	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	50	mA

4088 tbl 04

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20 mA for the period over VTERM  $\geq$  Vcc + 10%.

# Maximum Operating Temperature and Supply Voltage<sup>(1)</sup>

		1 /	
Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter Ta. This is the "instant on" case temperature.

## Capacitance (TA = +25°C, f = 1.0MHz) (1)

	•			
Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

4088 tbl 07

#### NOTES:

- This parameter is determined by device characterization but is not production tested. For TQFP Package Only.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		6.0(2)	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

4088 tbl 06

- 1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			7035S		7035L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, $VIN = 0V$ to $Vcc$	-	10	_	5	μΑ
<b>I</b> LO	Output Leakage Current	$\overline{CE} = VIH$ , $VOUT = 0V$ to $VCC$	-	10	-	5	μΑ
VoL	Output Low Voltage	IoL = 4mA	_	0.4	_	0.4	٧
Voh	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	٧

NOTE:

4088 tbl 08

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Versio	n		5X15 Only Max.		5X20 & Ind Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	$ \overline{\overline{CE}} = V_{IL}, \text{ Outputs Disabled}                                    $	COM'L	S L	170 170	310 260	160 160	290 240	mA
		f = fMAX <sup>©</sup>	IND	S L			160 160	370 320	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\begin{split} \overline{\underline{CE}}_L &= \overline{CE}_R = V_{IH} \\ \overline{SEM}_R &= \overline{SEM}_L = V_{IH} \\ f &= f_{MAX}^{(S)} \end{split}$	COM'L	S L	20 20	60 50	20 20	60 50	mA
	inpuis)		IND	S L	_		20 20	90 70	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$ "A" = VIL and $\overline{CE}$ "B" = VIH <sup>(5)</sup> Active Port Outputs Disabled, $\underline{f=fMAX}^{(6)}$	COM'L	S L	105 105	190 160	95 95	180 150	mA
		SEMR = SEML = VIH	IND	S L	_		95 95	240 210	
ISB3	Full Standby Current (Both Ports - All CMOS Level	Both Ports CEL and CER ≥ Vcc - 0.2V	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	mA
	Inputs)	$ \begin{array}{l} \text{VIN} \geq \text{VCC} - 0.2 \text{V or} \\ \underline{\text{VIN}} \leq 0.2 \text{V, } f = 0^{(4)} \\ \hline \text{SEMR} = \overline{\text{SEML}} \geq \text{VCC} - 0.2 \text{V} \\ \end{array} $	IND	S L			1.0 0.2	30 10	
ISB4	(One Port - All CMOS Level $\overline{CE}_{B''} > VCC - 0.2V^{(5)}$	COM'L	S L	100 100	170 140	90 90	155 130	mA	
	Inputs)	$SEMR = SEML \ge VCC - 0.2V$	IND	S L			90 90	225 200	

4088 tbl 09

- 1. 'X' in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA =  $+25^{\circ}$ C, and are not production tested. lcc dc = 120mA (TYP)
- 3. At f = fMax, address and I/O's are cycling at the maximum frequency read cycle of 1/tRc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

<sup>1.</sup> At Vcc ≤ 2.0V input leakages are undefined.

# Data retention Characteristics Over All Temperature Ranges (L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)<sup>(4)</sup>


1	<b>3</b> / (	,					
Symbol	Parameter	Test Condition	Test Condition		Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0	_	_	V
ICCDR	Data Retention Current	<del>CE</del> ≥ VHC	IND.	_	100	4000	μΑ
		VIN > VHC or < VLC	COM'L.	_	100	1500	
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	SEM ≥ VHC		0	1	-	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	_	ns

#### NOTES:

4088 tbl 10

- 1. TA = +25°C, Vcc = 2V, not production tested.
- 2. tRC = Read Cycle Time
- 3. This parameter is guaranteed by characterization, but is not production tested.
- 4. At Vcc ≤ 2.0V input leakages are undefined.


### Data Retention Waveform



4088 tbl 11

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2






Figure 1. AC Output Test Load

Figure 2. Output Test Load

( for tLZ, tHZ, tWZ, tOW)

\* including scope and jig.

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(4)</sup>


			5X15 Only		5X20 & Ind	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE						
trc	Read Cycle Time	15		20		ns
taa	Address Access Time	_	15	_	20	ns
tace	Chip Enable Access Time <sup>(3)</sup>	_	15		20	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	_	15		20	ns
taoe	Output Enable Access Time	_	10		12	ns
toн	Output Hold from Address Change	3		3	_	ns
tLz	Output Low-Z Time <sup>(1,2)</sup>	3		3	_	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>	_	10		12	ns
tru	Chip Enable to Power Up Time (2)	0		0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	15		20	ns
tsop	Semaphore Flag Update Pulse $\overline{(OE}$ or $\overline{SEM})^{(3)}$	10		10		ns
tsaa	Semaphore Address Access Time <sup>(3)</sup>	_	15	_	20	ns

NOTES:

4088 tbl 12


- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM,  $\overrightarrow{CE} = V_{IL}$ ,  $\overrightarrow{UB}$  or  $\overrightarrow{LB} = V_{IL}$ , and  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overrightarrow{CE} = V_{IH}$  or  $\overrightarrow{UB}$  &  $\overrightarrow{LB} = V_{IH}$ , and  $\overline{SEM} = V_{IL}$ .
- 4. 'X' in part numbers indicates power rating (S or L).

## Waveform of Read Cycles<sup>(5)</sup>



- 1. Timing depends on which signal is asserted last,  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 2. Timing depends on which signal is de-asserted first,  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 3. tedd delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA Or tBDD.
- SEM = VIH.

### Timing of Power-Up Power-Down



# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(5)</sup>


		7035X15 Com'l Only		7035X20 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE						
twc	Write Cycle Time	15		20	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	12		15	_	ns
taw	Address Valid to End-of-Write	12		15	_	ns
tas	Address Set-up Time (3)	0		0	_	ns
twp	Write Pulse Width	12		15	-	ns
twr	Write Recovery Time	0		0	_	ns
tow	Data Valid to End-of-Write	10		15		ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		10		12	ns
tDH	Data Hold Time <sup>(4)</sup>	0		0	_	ns
twz	Write Enable to Output in High-Z (1,2)		10	_	12	ns
tow	Output Active from End-of-Write (1,2,4)	0		0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	ns
tsps	SEM Flag Contention Window	5		5		ns

#### NOTES:


4088 tbl 13

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM,  $\overrightarrow{CE} = V_{IL}$ ,  $\overrightarrow{UB}$  or  $\overrightarrow{LB} = V_{IL}$ ,  $\overrightarrow{SEM} = V_{IH}$ . To access semaphore,  $\overrightarrow{CE} = V_{IH}$  or  $\overrightarrow{UB} \& \overrightarrow{LB} = V_{IH}$ , and  $\overrightarrow{SEM} = V_{IL}$ . Either condition must be valid for the entire tew time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 5. 'X' in part numbers indicates power rating (S or L).

# Timing Waveform of Write Cycle No. 1, $R/\overline{\mathbf{W}}$ Controlled Timing $^{(1,5,8)}$




# Timing Waveform of Write Cycle No. 2, **CE**, **UB**, **LB** Controlled Timing<sup>(1,5)</sup>



- 1.  $R/\overline{W}$  or  $\overline{CE}$  or  $\overline{UB}$  &  $\overline{LB}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$  and a LOW  $\overline{\text{CE}}$  and a LOW  $R\overline{W}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $R/\overline{W}$  (or  $\overline{\text{SEM}}$  or  $R/\overline{W}$ ) going HIGH to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the  $\overline{\text{CE}}$  or  $\overline{\text{SEM}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{R/M}}$  LOW transition, the outputs remain in the high-impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{\text{CE}}$ ,  $R/\overline{W}$ , or byte control.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with Output Test Load (Figure 2).
- 8. If  $\overline{OE}$  is LOW during  $\overline{RW}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ , and  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$  or  $\overline{UB}$  &  $\overline{LB} = V_{IH}$ , and  $\overline{SEM} = V_{IL}$ . tew must be met for either condition.


# Timing Waveform of Semaphore Read after Write Timing, Either Side (1)



#### NOTES:

- 1.  $\overline{CE}$  = VIH or  $\overline{UB}$  &  $\overline{LB}$  = VIH for the duration of the above timing (both write and read cycle).
- 2. "DATAOUT VALID' represents all I/Os (I/Oo-I/O17) equal to the semaphore value.

## Timing Waveform of Semaphore Write Contention (1,3,4)



- 1. DOR = DOL = VIL,  $\overline{CE}R = \overline{CE}L = VIH$ , or both  $\overline{UB}$  &  $\overline{LB} = VIH$ .
- 2. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from  $R/\overline{W}^*A^*$  or  $\overline{SEM}^*A^*$  going HIGH to  $R/\overline{W}^*B^*$  or  $\overline{SEM}^*B^*$  going HIGH.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

#### High-Speed 8K x 18 Dual-Port Static RAM


# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup>

		7035X15 Com'l Only		7035X20 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
<b>BUSY</b> TIMING	$(M/\overline{S}=VIH)$					
tbaa	BUSY Access Time from Address Match		15		20	ns
tBDA	BUSY Disable Time from Address Not Matched		15		20	ns
tBAC	BUSY Access Time from Chip Enable Low	_	15		20	ns
tBDC	BUSY Access Time from Chip Enable High	_	15		17	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	18		30	ns
twн	Write Hold After BUSY <sup>(5)</sup>	12		15	_	ns
BUSY TIMING (MS=VIL)						
twB	BUSY Input to Write <sup>(4)</sup>	0	ĺ	0	_	ns
twн	Write Hold After BUSY <sup>(5)</sup>	12		15	_	ns
PORT-TO-PORT DELAY TIMING						
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	30	_	45	ns
todd	Write Data Valid to Read Data Delay <sup>(1)</sup>		25		30	ns

4088 tbl 1

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With  $\overline{BUSY}$  (M/ $\overline{S} = VIH$ )" or "Timing Waveform of Write with Port-To-Port Delay (M/ $\overline{S} = VIH$ )".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of Ons, twdd twp (actual) or tddd tdw (actual).
- 4. To ensure that the write cycle is inhibited on Port "B" during contention with Port "A".
- 5. To ensure that a write cycle is completed on Port "B" after contention with Port "A".
- 6. 'X' in part numbers indicates power rating (S or L).


# Timing Waveform of Write Port-to-Port Read and $\overline{\textbf{BUSY}}^{(2,5)}$ (M/ $\overline{\textbf{S}}$ = VIH)<sup>(4)</sup>



#### NOTES:


- 1. To ensure that the earlier of the two ports wins. taps is ignored for  $M/\overline{S} = V_{IL}$  (slave).
- 2.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ .
- 3.  $\overline{OE} = V_{IL}$  for the reading port.
- 4. If  $M/\overline{S} = V_{IL}$  (SLAVE) then  $\overline{BUSY}$  is an input  $\overline{BUSY}_{A''} = V_{IL}$  and  $\overline{BUSY}_{B''} = "don't care."$
- 5. All timing is the same for left and right ports. Port "A" may be either the left of right port. Port "B" is the opposite port from Port "A".

# Timing Waveform of Write with **BUSY**




- 1. twh must be met for both  $\overline{BUSY}$  input (slave) output master.
- 2.  $\overline{BUSY}$  is asserted on port "B" Blocking R/ $\overline{W}$ "B", until  $\overline{BUSY}$ "B" goes HIGH
- 3. twb is only for the 'Slave' Version.

# Waveform of $\overline{\textbf{BUSY}}$ Arbitration Controlled by $\overline{\textbf{CE}}$ Timing<sup>(1)</sup> (M/ $\overline{\textbf{S}}$ = VIH)



# Waveform of $\overline{\textbf{BUSY}}$ Arbitration Cycle Controlled by Address Match Timing<sup>(1)</sup> (M/ $\overline{\textbf{S}}$ = VIH)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.

### AC Electrical Characteristics Over the Operating Temperature and Supply VoltageRange<sup>(1)</sup>


		7035X15 Com'l Only		7035X20 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUP	T TIMING					
tas	Address Set-up Time	0		0		ns
twn	Write Recovery Time	0		0		ns
tins	Interrupt Set Time		15		20	ns
tinr	Interrupt Reset Time	_	15	_	20	ns


NOTE:

4088 tbl 15

1. 'X' in part numbers indicates power rating (S or L).

# Waveform of Interrupt Timing(1)





#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt Flag Truth Table III.
- 3. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is asserted last.
- 4. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is de-asserted first.

## Truth Table III — Interrupt Flag<sup>(1,2)</sup>

Left Port					Right Port					
R∕ <b>W</b> L	CEL	ŌĒ∟	AOL-A12L	ĪNT∟	R∕ <b>W</b> R	<b>CE</b> R	<b>ŌĒ</b> R	AOR-A12R	Ī <b>NT</b> R	Function
L	L	Х	1FFF	Х	Х	х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	X	X	Х	Х	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	X	Х	Х	L <sup>(3)</sup>	L	L	Х	1FFE	Х	Set Left INTL Flag
Х	L	L	1FFE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

4088 tbl 16

- 1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ .
- 2. If  $\overline{BUSY}_L = V_{IL}$ , then no change.
- 3. If  $\overline{BUSY}_R = V_{IL}$ , then no change.
- 4.  $\overline{\text{INT}}_{\text{R}}$  and  $\overline{\text{INT}}_{\text{L}}$  must be initialized at power-up.

# Truth Table IV — Address **BUSY** Arbitration

Inputs			Out	puts	
ΕĒ∟	<b>CE</b> R	AOL-A12L AOR-A12R	BUSY <sub>L</sub> (1)	BUSY <sub>R</sub> (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

4088 tbl 17

#### NOTES:

- 1. Pins  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  are both outputs when the part is configured as a master.  $\overline{BUSY}$  are inputs when configured as a slave.  $\overline{BUSY}_X$  outputs on the IDT7035 are push pull, not open drain outputs. On slaves the  $\overline{BUSY}$  asserted internally inhibits write.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

#### Truth Table V — Example of Semaphore Procurement Sequence (1,2,3)

Truth rable v — Example of Semaphore Procurement Sequence (1.1.5)						
Functions	Do - D17 Left	Do - D17 Right	Status			
No Action	1	1	Semaphore free			
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token			
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore			
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token			
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore			
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token			
Left Port Writes "1" to Semaphore	1	1	Semaphore free			
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token			
Right Port Writes "1" to Semaphore	1	1	Semaphore free			
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token			
Left Port Writes "1" to Semaphore	1	1	Semaphore free			

4088 tbl 18

#### NOTES:

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7035.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/O's. These eight semaphores are addressed by Ao A2.
- 3.  $\overline{\text{CE}} = \text{VIH}, \overline{\text{SEM}} = \text{VIL}$  to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

# **Functional Description**

The IDT7035 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7035 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  HIGH). When a port is enabled, access to the entire memory array is permitted.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag

(INTL) is asserted when the right port writes to memory location 1FFE (HEX), where a write is defined as the  $\overline{CE}R = R/\overline{W}R = VIL$  per Truth Table III. The left port clears the interrupt by an address location 1FFE access when  $\overline{CE}L = \overline{OE}L = VIL$ ,  $R/\overline{W}L$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is asserted when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must access the memory location 1FFF. The message (18 bits) at 1FFE or 1FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

### **Busy Logic**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The  $\overline{BUSY}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a  $\overline{BUSY}$  indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{BUSY}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{BUSY}$  outputs together and use any  $\overline{BUSY}$  indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of  $\overline{BUSY}$  logic is not desirable, the  $\overline{BUSY}$  logic can be disabled by placing the part in slave mode with the  $\overline{M/S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{BUSY}$  pin for that port LOW.

The  $\overline{BUSY}$  outputs on the IDT7035 RAM in master mode, are pushpull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the  $\overline{BUSY}$  indication for the resulting array requires the use of an external AND gate.

# Width Expansion with **BUSY** Logic Master/Slave Arrays

When expanding an IDT7035 RAM array in width while using BUSY logic, one master part is used to decide which side of the RAM array will receive a  $\overline{BUSY}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the  $\overline{BUSY}$  signal as a write inhibit signal. Thus on the IDT7035 RAM the  $\overline{BUSY}$  pin is an output if the part is used as a master (M/ $\overline{S}$  = VIH), and the  $\overline{BUSY}$  pin is an input if the part used as a slave (M/ $\overline{S}$  = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{BUSY}$  on one side of the array and another master indicating  $\overline{BUSY}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{BUSY}$  arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{BUSY}$  flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

# Semaphores

The IDT7035 is an extremely fast Dual-Port 8K x 18 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7035 RAMs.

left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{CE}$ , the Dual-Port RAM enable, and  $\overline{SEM}$ , the semaphore enable. The  $\overline{CE}$  and  $\overline{SEM}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where  $\overline{CE}$  and  $\overline{SEM} = VIH$ .

Systems which can best use the IDT7035 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7035's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7035 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the

shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7035 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and  $R/\overline{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram

of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7035's Dual-Port RAM. Say the  $8K \times 18$  RAM was to be divided into two  $4K \times 18$  blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task was successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has

been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7035 Semaphore Logic

# Ordering Information



#### NOTE:

Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

### Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade	
15	7035L15PFG	PNG100	TQFP	С	
	7035L15PFG8	PNG100	TQFP	С	

### **Datasheet Document History**

01/18/99: Initiated datasheet document history

Converted to new format

Cosmetic typographical corrections

Added additional notes to pin configurations

05/19/99: Page 9 Fixed typographical error

06/04/99: Changed drawing format

Page 1 Corrected DSC number

09/01/99: Removed Preliminary

10/04/99: Added Industrial Temperature Ranges and removed corresponding notes

11/10/99: Replaced IDT logo

05/23/00: Page 4 Increased storage temperature parameter

Clarified TA parameter

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Changed ±500mV to 0mV in notes

08/20/01: Page 14 Corrected note superscript in Truth Table III 01/29/09: Page 19 Removed "IDT" from orderable part number

06/05/15: Page 1 Added Green availability to Features

Page 2 Removed IDT in reference to fabrication

Page 2 & 19 The package code for PN100-1 changed to PN100 to match the standard package codes

Page 19 Added Green and T&R indicators and the correlating footnotes to Ordering Information

05/25/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

06/05/19: Page 1 & 19 Updated Commercial and Industrial speed grade offering in Features and Ordering Information

Page 2 Changed diagram for the PNG100 pin configuration by rotaing package pin labels and pin numbers

90 degrees counter clockwise to refect pin 1 orientation and added pin 1 dot at pin 1

Aligned the top and bottom pin labels in the standard direction

 $Added\,IDT\,logo\,to\,the\,PNG100\,pin\,configuration\,and\,changed\,the\,text\,to\,be\,in\,alignment\,with\,new\,diagram$ 

marking specs

Updated footnote reference for PNG100

Page 2 & 19 The package code PN100 changed to PNG100 to match standard package code

Page 19 Revised LEAD FINISH note to indicate Obsolete

Added Orderable Part Information

02/24/22: Page 1 - 21 Source file updated to reflect previous Corporate Marketing rebranding

Page 2 Updated package code

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/