

# MC14029B

## Binary/Decade Up/Down Counter

The MC14029B Binary/Decade up/down counter is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The counter consists of type D flip-flop stages with a gating structure to provide toggle flip-flop capability. The counter can be used in either Binary or BCD operation. This complementary MOS counter finds primary use in up/down and difference counting and frequency synthesizer applications where low power dissipation and/or high noise immunity is desired. It is also useful in A/D and D/A conversion and for magnitude and sign generation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Speed
- Logic Edge-Clocked Design — Count Occurs on Positive Going Edge of Clock
- Asynchronous Preset Enable Operation
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin for Pin Replacement for CD4029B

### MAXIMUM RATINGS (Voltages Referenced to $V_{SS}$ ) (Note 2.)

| Symbol            | Parameter   | Value                  | Unit |
|-------------------|---|------------------------|------|
| $V_{DD}$          | DC Supply Voltage Range                           | -0.5 to +18.0          | V    |
| $V_{in}, V_{out}$ | Input or Output Voltage Range (DC or Transient)   | -0.5 to $V_{DD} + 0.5$ | V    |
| $I_{in}, I_{out}$ | Input or Output Current (DC or Transient) per Pin | $\pm 10$               | mA   |
| $P_D$             | Power Dissipation, per Package (Note 3.)          | 500                    | mW   |
| $T_A$             | Ambient Temperature Range                         | -55 to +125            | °C   |
| $T_{stg}$         | Storage Temperature Range                         | -65 to +150            | °C   |
| $T_L$             | Lead Temperature (8-Second Soldering)             | 260                    | °C   |

2. Maximum Ratings are those values beyond which damage to the device may occur.
3. Temperature Derating:  
Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



ON Semiconductor

<http://onsemi.com>

### MARKING DIAGRAMS



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week

### ORDERING INFORMATION

| Device      | Package   | Shipping         |
|-------------|-----------|------------------|
| MC14029BCP  | PDIP-16   | 2000/Box         |
| MC14029BD   | SOIC-16   | 2400/Box         |
| MC14029BDR2 | SOIC-16   | 2500/Tape & Reel |
| MC14029BF   | SOEIAJ-16 | See Note 1.      |
| MC14029BFEL | SOEIAJ-16 | See Note 1.      |

1. For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

## PIN ASSIGNMENT

|                  |     |    |                 |
|------------------|-----|----|-----------------|
| PE               | 1 • | 16 | V <sub>DD</sub> |
| Q3               | 2   | 15 | CLK             |
| P3               | 3   | 14 | Q2              |
| P0               | 4   | 13 | P2              |
| C <sub>in</sub>  | 5   | 12 | P1              |
| Q0               | 6   | 11 | Q1              |
| C <sub>out</sub> | 7   | 10 | U/D             |
| V <sub>SS</sub>  | 8   | 9  | B/D             |

## TRUTH TABLE

| Carry In | Up/Down | Preset Enable | Action     |
|----------|---------|---------------|------------|
| 1        | X       | 0             | No Count   |
| 0        | 1       | 0             | Count Up   |
| 0        | 0       | 0             | Count Down |
| X        | X       | 1             | Preset     |

X = Don't Care

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

| Characteristic  | Symbol           | V <sub>DD</sub><br>Vdc | - 55°C   |       | 25°C  |          |       | 125°C |       | Unit |
|---|------------------|------------------------|--|-------|-------|----------|-------|-------|-------|------|
|   |                  |                        | Min  | Max   | Min   | Typ (4.) | Max   | Min   | Max   |      |
| Output Voltage<br>V <sub>in</sub> = V <sub>DD</sub> or 0  | V <sub>O</sub> L | 5.0                    | —  | 0.05  | —     | 0        | 0.05  | —     | 0.05  | Vdc  |
|   |                  | 10                     | —  | 0.05  | —     | 0        | 0.05  | —     | 0.05  |      |
|   |                  | 15                     | —  | 0.05  | —     | 0        | 0.05  | —     | 0.05  |      |
|   | V <sub>O</sub> H | 5.0                    | 4.95   | —     | 4.95  | 5.0      | —     | 4.95  | —     | Vdc  |
|   |                  | 10                     | 9.95   | —     | 9.95  | 10       | —     | 9.95  | —     |      |
|   |                  | 15                     | 14.95  | —     | 14.95 | 15       | —     | 14.95 | —     |      |
| Input Voltage<br>(V <sub>O</sub> = 4.5 or 0.5 Vdc)<br>(V <sub>O</sub> = 9.0 or 1.0 Vdc)<br>(V <sub>O</sub> = 13.5 or 1.5 Vdc)                         | V <sub>I</sub> L | 5.0                    | —  | 1.5   | —     | 2.25     | 1.5   | —     | 1.5   | Vdc  |
|   |                  | 10                     | —  | 3.0   | —     | 4.50     | 3.0   | —     | 3.0   |      |
|   |                  | 15                     | —  | 4.0   | —     | 6.75     | 4.0   | —     | 4.0   |      |
|   | V <sub>I</sub> H | 5.0                    | 3.5  | —     | 3.5   | 2.75     | —     | 3.5   | —     | Vdc  |
|   |                  | 10                     | 7.0  | —     | 7.0   | 5.50     | —     | 7.0   | —     |      |
|   |                  | 15                     | 11   | —     | 11    | 8.25     | —     | 11    | —     |      |
| Output Drive Current<br>(V <sub>O</sub> H = 2.5 Vdc)<br>(V <sub>O</sub> H = 4.6 Vdc)<br>(V <sub>O</sub> H = 9.5 Vdc)<br>(V <sub>O</sub> H = 13.5 Vdc) | Source           | I <sub>O</sub> H       | 5.0  | -3.0  | —     | -2.4     | -4.2  | —     | -1.7  | mAdc |
|   |                  |                        | 5.0  | -0.64 | —     | -0.51    | -0.88 | —     | -0.36 |      |
|   |                  |                        | 10   | -1.6  | —     | -1.3     | -2.25 | —     | -0.9  |      |
|   |                  |                        | 15   | -4.2  | —     | -3.4     | -8.8  | —     | -2.4  |      |
|   | Sink             | I <sub>O</sub> L       | 5.0  | 0.64  | —     | 0.51     | 0.88  | —     | 0.36  | mAdc |
|   |                  |                        | 10   | 1.6   | —     | 1.3      | 2.25  | —     | 0.9   |      |
|   |                  |                        | 15   | 4.2   | —     | 3.4      | 8.8   | —     | 2.4   |      |
| Input Current   | I <sub>in</sub>  | 15                     | —  | ±0.1  | —     | ±0.00001 | ±0.1  | —     | ±1.0  | μAdc |
| Input Capacitance<br>(V <sub>in</sub> = 0)  | C <sub>in</sub>  | —                      | —  | —     | —     | 5.0      | 7.5   | —     | —     | pF   |
| Quiescent Current<br>(Per Package)  | I <sub>DD</sub>  | 5.0                    | —  | 5.0   | —     | 0.005    | 5.0   | —     | 150   | μAdc |
| Total Supply Current (5.) (6.)<br>(Dynamic plus Quiescent,<br>Per Package)<br>(C <sub>L</sub> = 50 pF on all outputs, all<br>buffers switching)       | I <sub>T</sub>   | 5.0                    | I <sub>T</sub> = (0.58 μA/kHz) f + I <sub>DD</sub><br>I <sub>T</sub> = (1.20 μA/kHz) f + I <sub>DD</sub><br>I <sub>T</sub> = (1.70 μA/kHz) f + I <sub>DD</sub> |       |       |          |       |       |       | μAdc |
|   |                  | 10                     |  |       |       |          |       |       |       |      |
|   |                  | 15                     |  |       |       |          |       |       |       |      |

4. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

5. The formulas given are for the typical characteristics only at 25°C.

6. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V f k$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.


SWITCHING CHARACTERISTICS (7.) ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )

| Characteristic   | Symbol                               | $V_{DD}$        | All Types         |                   |                   | Unit          |
|--|--------------------------------------|-----------------|-------------------|-------------------|-------------------|---------------|
|  |                                      |                 | Min               | Typ (8.)          | Max               |               |
| Output Rise and Fall Time<br>$t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$<br>$t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$<br>$t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$       | $t_{TLH}, t_{THL}$                   | 5.0<br>10<br>15 | —<br>—<br>—       | 100<br>50<br>40   | 200<br>100<br>80  | ns            |
| Propagation Delay Time<br>Clk to Q<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$ | $t_{PLH}, t_{PHL}$                   | 5.0<br>10<br>15 | —<br>—<br>—       | 200<br>100<br>90  | 400<br>200<br>180 | ns            |
| Clk to $\bar{C}_{out}$<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$             | $t_{PLH}, t_{PHL}$                   | 5.0<br>10<br>15 | —<br>—<br>—       | 250<br>130<br>85  | 500<br>260<br>190 | ns            |
| $\bar{C}_{in}$ to $\bar{C}_{out}$<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 95 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 47 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 35 \text{ ns}$   | $t_{PLH}, t_{PHL}$                   | 5.0<br>10<br>15 | —<br>—<br>—       | 175<br>50<br>50   | 360<br>120<br>100 | ns            |
| PE to Q<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$                            | $t_{PLH}, t_{PHL}$                   | 5.0<br>10<br>15 | —<br>—<br>—       | 235<br>100<br>80  | 470<br>200<br>160 | ns            |
| PE to $\bar{C}_{out}$<br>$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 465 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 192 \text{ ns}$<br>$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 125 \text{ ns}$            | $t_{PLH}, t_{PHL}$                   | 5.0<br>10<br>15 | —<br>—<br>—       | 320<br>145<br>105 | 640<br>290<br>210 | ns            |
| Clock Pulse Width  | $t_W(\text{cl})$                     | 5.0<br>10<br>15 | 180<br>80<br>60   | 90<br>40<br>30    | —<br>—<br>—       | ns            |
| Clock Pulse Frequency  | $f_{cl}$                             | 5.0<br>10<br>15 | —<br>—<br>—       | 4.0<br>8.0<br>10  | 2.0<br>4.0<br>5.0 | MHz           |
| Preset Removal Time<br>The Preset Signal must be low prior to a positive-going transition of the clock.  | $t_{rem}$                            | 5.0<br>10<br>15 | 160<br>80<br>60   | 80<br>40<br>30    | —<br>—<br>—       | ns            |
| Clock Rise and Fall Time   | $t_r(\text{cl})$<br>$t_f(\text{cl})$ | 5.0<br>10<br>15 | —<br>—<br>—       | —<br>—<br>—       | 15<br>5<br>4      | $\mu\text{s}$ |
| Carry In Setup Time  | $t_{su}$                             | 5.0<br>10<br>15 | 150<br>60<br>40   | 75<br>30<br>20    | —<br>—<br>—       | ns            |
| Up/Down Setup Time   |                                      | 5.0<br>10<br>15 | 340<br>140<br>100 | 170<br>70<br>50   | —<br>—<br>—       | ns            |
| Binary/Decade Setup Time   |                                      | 5.0<br>10<br>15 | 320<br>140<br>100 | 160<br>70<br>50   | —<br>—<br>—       | ns            |
| Preset Enable Pulse Width  | $t_W$                                | 5.0<br>10<br>15 | 130<br>70<br>50   | 65<br>35<br>25    | —<br>—<br>—       | ns            |


7. The formulas given are for the typical characteristics only at  $25^\circ\text{C}$ .

8. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

# MC14029B






**Figure 1. Power Dissipation Test Circuit and Waveform**



**Figure 2. Switching Time Test Circuit and Waveforms**

# MC14029B

## TIMING DIAGRAM



\* $t_W \approx 900 \text{ ns} @ V_{DD} = 5 \text{ V}$

Figure 3. Divide by N BCD Down Counter and Timing Diagram  
(Shown for N = 123)

## LOGIC DIAGRAM

