# High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

#### **General Description**

The MAX941/MAX942/MAX944 are single/dual/quad high-speed comparators optimized for systems powered from a 3V or 5V supply. These devices combine high speed, low power, and rail-to-rail inputs. Propagation delay is 80ns, while supply current is only 350µA per comparator.

The input common-mode range of the MAX941/MAX942/MAX944 extends beyond both power-supply rails. The outputs pull to within 0.4V of either supply rail without external pullup circuitry, making these devices ideal for interface with both CMOS and TTL logic. All input and output pins can tolerate a continuous short-circuit fault condition to either rail. Internal hysteresis ensures clean output switching, even with slow-moving input signals. The MAX941 features latch enable and device shutdown.

The single MAX941 and dual MAX942 are offered in a tiny  $\mu$ MAX® package. Both the single and dual MAX942 are available in 8-pin DIP and SO packages. The quad MAX944 comes in 14-pin DIP and narrow SO packages.

#### **Applications**

- 3V/5V Systems
- Battery-Powered Systems
- Threshold Detectors/Discriminators
- Line Receivers
- Zero-Crossing Detectors
- Sampling Circuits

#### **Features**

- Available in µMAX Package
- Optimized for 3V and 5V Applications (Operation Down to 2.7V)
- Fast, 80ns Propagation Delay (5mV Overdrive)
- Rail-to-Rail Input Voltage Range
- Low 350µA Supply Current per Comparator
- Low, 1mV Offset Voltage
- Internal Hysteresis for Clean Switching
- Outputs Swing 200mV of Power Rails
- CMOS/TTL-Compatible Outputs
- Output Latch (MAX941 Only)
- Shutdown Function (MAX941 Only)

#### **Ordering Information**


PART	TEMP RANGE	PIN- PACKAGE
MAX941CPA	0°C to +70°C	8 PDIP
MAX941CSA	0°C to +70°C	8 SO
MAX941EPA	-40°C to +85°C	8 PDIP
MAX941ESA	-40°C to +85°C	8 SO
MAX941EUA-T	-40°C to +85°C	8 µMAX
MAX941AUA-T	-40°C to +125°C	8 µMAX

T = Tape and reel.

#### Ordering Information continued at end of data sheet.

µMAX is a registered trademark of Maxim Integrated Products, Inc.

# **Pin Configurations**





# High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

# **Absolute Maximum Ratings**

Power-Supply Ranges	8-Pin µMAX (derate 4.1mW/°C above +70°C)330mW
Supply Voltage V+ to GND+6.5V	14-Pin Plastic DIP (derate 10.00mW/°C above +70°C)800mW
Differential Input Voltage0.3V to (V+ + 0.3V)	14-Pin SO (derate 8.33mW/°C above +70°C)667mW
Common-Mode Input Voltage0.3V to (V+ + 0.3V)	Operating Temperature Ranges
<u>LATCH</u> Input (MAX941 only)0.3V to (V+ + 0.3V)	MAX94_C0°C to +70°C
SHDN Control Input (MAX941 only)0.3V to (V+ + 0.3V)	MAX94_E40°C to +85°C
Current Into Input Pins±20mA	MAX94_AUA40°C to +125°C
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	MAX942MSA55°C to +125°C
8-Pin Plastic DIP (derate 9.09mW/°C above +70°C)727mW	Storage Temperature Range65°C to +150°C
8-Pin SO (derate 5.88mW/°C above +70°C)471mW	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Electrical Characteristics**

(V+ = 2.7V to 5.5V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 14)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
Positive Supply Voltage	V+				2.7		5.5	V
Input Voltage Range	V <sub>CMR</sub>	(Note 1)			-0.2		V+ + 0.2	V
		V <sub>CM</sub> = 0V or	T <sub>A</sub> = +25°C	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA		1	3	mV
Input-Referred Trip	.,			MAX941_UA/MAX942_UA		1	4	
Points	V <sub>TRIP</sub>	V <sub>CM</sub> = V+ (Note 2)	T <sub>A</sub> = T <sub>MIN</sub>	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA			4	mV
			to T <sub>MAX</sub>	MAX941_UA/MAX942_UA			6	
		V <sub>CM</sub> =	T <sub>A</sub> = +25°C	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA		1	2	mV mV
land Officet Valtage	.,	0V or		MAX941_UA/MAX942_UA		1	3	
Input Offset Voltage	V <sub>OS</sub>	V <sub>CM</sub> = V+ (Note 3)	T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA			3	
				MAX941_UA/MAX942_UA			5.5	
Input Bias Current	IB	V <sub>IN</sub> = V <sub>OS</sub> ,	V <sub>CM</sub> = 0V or	MAX94_C		150	300	
				MAX94_E/A, MAX942MSA		150	400	nA
Input Offset Current	Ios	V <sub>IN</sub> = V <sub>OS</sub> , V <sub>CM</sub> = 0V or V+				10	150	nA
Input Differential Clamp Voltage	V <sub>CLAMP</sub>		Force 100µA into IN+, IN- = GND, measure V <sub>IN+</sub> - V <sub>IN-</sub> , Figure 3			2.2		V
Common-Mode Rejection	CMRR	(Note 5)		MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA		80	300	μV/V
Ratio		MAX941_UA/MAX942_UA			80	800		
Power-Supply Rejection Ratio	PSRR	v = v · =	5.5V,	MAX94_C, MAX94_EP_, MAX94_ES_, MAX942MSA		80	300	μV/V
		V <sub>CM</sub> = 0V MAX941_UA/MAX942_UA			80	350		
Outside Pale Vallage	.,	I <sub>SOURCE</sub> = 400µA			V+ - 0.4	V+ - 0.2		.,
Output High Voltage	V <sub>OH</sub>	I <sub>SOURCE</sub> = 4mA		V+ - 0.4	V+ - 0.3		V	
0 1 11 1/11	V <sub>OL</sub>	I <sub>SINK</sub> = 400	lμA			0.2	0.4	V
Output Low Voltage		I <sub>SINK</sub> = 4mA			0.3	0.4	v	
Output Leakage Current	I <sub>LEAK</sub>	(Note 6)					1	μA

#### **Electrical Characteristics (continued)**


(V+ = 2.7V to 5.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 14)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		V+ = 3V	MAX941		380	600	
		V+ = 3V	MAX942/MAX944		350	500	μΑ
Supply Current per Comparator	Icc	V+ = 5V	MAX941		430	700	
Comparator			MAX942/MAX944		400	600	
		MAX941 only, shutdowr	n mode (V+ = 3V)		12	60	
Power Dissipation per	DD	(Nata 7)	MAX941		1.0	4.2	
Comparator	PD	(Note 7)	MAX942/MAX944		1.0	3.6	mW
December Dales	t <sub>PD+</sub> , t <sub>PD-</sub>	(Note 8)	MAX94_C		80	150	ns
Propagation Delay			MAX94_E/A, MAX942MSA		80	200	
Differential Propagation Delay	dt <sub>PD</sub>	(Note 9)			10		ns
Propagation Delay Skew		(Note 10)			10		ns
Logic-Input Voltage High	V <sub>IH</sub>	(Note 11)	V+/2 + 0.4			V	
Logic-Input Voltage Low	$V_{IL}$	(Note 11)				V+/2 - 0.4	V
Logic-Input Current	I <sub>IL</sub> , I <sub>IH</sub>	V <sub>LOGIC</sub> = 0V or V+ (No		2	10	μΑ	
Data-to-Latch Setup Time	t <sub>S</sub>	(Note 12)		20		ns	
Latch-to-Data Hold Time	t <sub>H</sub>	(Note 12)			30		ns
Latch Pulse Width	t <sub>LPW</sub>	MAX941 only		50		ns	
Latch Propagation Delay	t <sub>LPD</sub>	MAX941 only		70		ns	
Shutdown Time		(Note 13)		3		ns	
Shutdown Disable Time		(Note 13)		10		ns	

- **Note 1:** Inferred from the CMRR test. Note also that either or both inputs can be driven to the absolute maximum limit (0.3V beyond either supply rail) without damage or false output inversion.
- **Note 2:** The input-referred trip points are the extremities of the differential input voltage required to make the comparator output change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis zone (see Figure 1).
- **Note 3:** V<sub>OS</sub> is defined as the center of the input-referred hysteresis zone (see Figure 1).
- **Note 4:** The polarity of IB reverses direction as V<sub>CM</sub> approaches either supply rail. See *Typical Operating Characteristics* for more detail.
- **Note 5:** Specified over the full common-mode range (V<sub>CMR</sub>).
- Note 6: Applies to the MAX941 only when in shutdown mode. Specification is for current flowing into or out of the output pin for V<sub>OUT</sub> driven to any voltage from V+ to GND.
- **Note 7:** Typical power dissipation specified with V+ = 3V; maximum with V+ = 5.5V.
- Note 8: Parameter is guaranteed by design and specified with V<sub>OD</sub> = 5mV and C<sub>LOAD</sub> = 15pF in parallel with 400μA of sink or source current. V<sub>OS</sub> is added to the overdrive voltage for low values of overdrive (see Figure 2).
- Note 9: Specified between any two channels in the MAX942/MAX944.
- **Note 10:** Specified as the difference between  $t_{PD^+}$  and  $t_{PD^-}$  for any one comparator.
- Note 11: Applies to the MAX941 only for both SHDN and LATCH pins.
- Note 12: Applies to the MAX941 only. Comparator is active with LATCH pin driven high and is latched with LATCH pin driven low (see Figure 2).
- Note 13: Applicable to the MAX941 only. Comparator is active with SHDN pin driven high and is in shutdown with SHDN pin driven low. Shutdown disable time is the delay when SHDN is driven high to the time the output is valid.
- Note 14: The MAX941\_UA and MAX942\_UA are 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature are guaranteed by design.


#### **Typical Operating Characteristics**

(V+ = 3.0V,  $T_A$  = +25°C, unless otherwise noted.)




# **Typical Operating Characteristics (continued)**


(V+ = 3.0V,  $T_A$  = +25°C, unless otherwise noted.)



# **Typical Operating Characteristics (continued)**

(V+ = 3.0V,  $T_A$  = +25°C, unless otherwise noted.)





# **Pin Description**

PIN					
MAX941	MAX942	MAX944	NAME	FUNCTION	
_	1	1	OUTA	Comparator A Output	
_	2	2	INA-	Comparator A Inverting Input	
_	3	3	INA+	Comparator A Noninverting Input	
1	8	4	V+	Positive Supply (V+ to GND must be ≤ 6.5V)	
_	5	5	INB+	Comparator B Noninverting Input	
_	6	6	INB-	Comparator B Inverting Input	
_	7	7	OUTB	Comparator B Output	
_	_	8	OUTC	Comparator C Output	
_	_	9	INC-	Comparator C Inverting Input	
_	_	10	INC+	Comparator C Noninverting Input	
6	4	11	GND	Ground	
_	_	12	IND+	Comparator D Noninverting Input	
_	_	13	IND-	Comparator D Inverting Input	
_	_	14	OUTD	Comparator D Output	
2	_	_	IN+	Noninverting Input	
3	_	_	IN-	Inverting Input	
4	_		SHDN	Shutdown: MAX941 is active when SHDN is driven high; MAX941 is in shutdown when SHDN is driven low.	
5	_	_	LATCH	The output is latched when $\overline{\text{LATCH}}$ is low. The latch is transparent when $\overline{\text{LATCH}}$ is high.	
7	_	_	OUT	Comparator Output	
8	_	_	N.C.	No Connection. Not internally connected.	

# High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators




Figure 1. Input and Output Waveform, Noninverting Input Varied

#### **Detailed Description**

The MAX941/MAX942/MAX944 single-supply comparators feature internal hysteresis, high speed, and low power. Their outputs are guaranteed to pull within 0.4V of either supply rail without external pullup or pulldown circuitry. Rail-to-rail input voltage range and low-voltage single-supply operation make these devices ideal for portable equipment. The MAX941/MAX942/MAX944 interface directly to CMOS and TTL logic.

#### **Timing**

Most high-speed comparators oscillate in the linear region because of noise or undesired parasitic feedback. This tends to occur when the voltage on one input is at or equal to the voltage on the other input. To counter the parasitic effects and noise, the MAX941/MAX942/MAX944 have internal hysteresis.

The hysteresis in a comparator creates two trip points: one for the rising input voltage and one for the falling input voltage (Figure 1). The difference between the trip points is the hysteresis. When the comparator's input voltages are equal, the hysteresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Standard comparators require hysteresis to be added with external resistors. The MAX941/MAX942/MAX944's

fixed internal hysteresis eliminates these resistors and the equations needed to determine appropriate values.

Figure 1 illustrates the case where IN- is fixed and IN+ is varied. If the inputs were reversed, the figure would look the same, except the output would be inverted.

The MAX941 includes an internal latch that allows storage of comparison results. The  $\overline{\text{LATCH}}$  pin has a high input impedance. If  $\overline{\text{LATCH}}$  is high, the latch is transparent (i.e., the comparator operates as though the latch is not present). The comparator's output state is stored when  $\overline{\text{LATCH}}$  is pulled low. All timing constraints must be met when using the latch function (Figure 2).

#### **Shutdown Mode (MAX941 Only)**

The MAX941 shuts down when  $\overline{SHDN}$  is low. When shut down, the supply current drops to less than  $60\mu A$ , and the three-state output becomes high impedance. The  $\overline{SHDN}$  pin has a high input impedance. Connect  $\overline{SHDN}$  to V+ for normal operation. Exit shutdown with  $\overline{LATCH}$  high; otherwise, the output will be indeterminate.

#### **Input Stage Circuitry**

The MAX941/MAX942/MAX944 include internal protection circuitry that prevents damage to the precision input stage from large differential input voltages. This protection circuitry consists of two back-to-back diodes between IN+ and IN- as well as two 4.1k $\Omega$  resistors (Figure 3). The diodes limit the differential voltage applied to the internal circuitry of the comparators to be no more than 2V<sub>F</sub>, where V<sub>F</sub> is the forward voltage drop of the diode (about 0.7V at +25°C).

For a large differential input voltage (exceeding 2V<sub>F</sub>), this protection circuitry increases the input bias current at IN+ (source) and IN- (sink).

Input Current = 
$$\frac{(IN + -IN -) - 2V_F}{2 \times 4.1 k\Omega}$$

Input current with large differential input voltages should not be confused with input bias current (IB). As long as the differential input voltage is less than  $2\mbox{V}_F$ , this input current is equal to IB. The protection circuitry also allows for the input common-mode range of the MAX941/MAX942/MAX944 to extend beyond both power-supply rails. The output is in the correct logic state if one or both inputs are within the common-mode range.




Figure 2. MAX941 Timing Diagram with Latch Operator

#### **Output Stage Circuitry**

The MAX941/MAX942/MAX944 contain a current-driven output stage as shown in Figure 4. During an output transition, I\_SOURCE or I\_SINK is pushed or pulled to the output pin. The output source or sink current is high during the transition, creating a rapid slew rate. Once the output voltage reaches  $V_{OH}$  or  $V_{OL}$ , the source or sink current decreases to a small value, capable of maintaining the  $V_{OH}$  or  $V_{OL}$  static condition. This significant decrease in current conserves power after an output transition has occurred.

One consequence of a current-driven output stage is a linear dependence between the slew rate and the load capacitance. A heavy capacitive load will slow down a voltage output transition. This can be useful in noisesensitive applications where fast edges may cause interference.

### **Applications Information**

#### **Circuit Layout and Bypassing**

The high gain bandwidth of the MAX941/MAX942/MAX944 requires design precautions to realize the comparators' full high-speed capability. The recommended precautions are:

- Use a printed circuit board with a good, unbroken, lowinductance ground plane.
- 2) Place a decoupling capacitor (a 0.1µF ceramic capacitor is a good choice) as close to V+ as possible.
- Pay close attention to the decoupling capacitor's bandwidth, keeping leads short.
- On the inputs and outputs, keep lead lengths short to avoid unwanted parasitic feedback around the comparators.
- 5) Solder the device directly to the printed circuit board instead of using a socket.




Figure 3. Input Stage Circuitry




Figure 4. Output Stage Circuitry




Figure 5. 3.3V Digitally Controlled Threshold Detector




Figure 6. Line Transceiver Application

# High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

# **Ordering Information (continued)**

PART	TEMP RANGE	PIN- PACKAGE
MAX942MSA/PR	-55°C to +125°C	8 SO
MAX942CPA	0°C to +70°C	8 PDIP
MAX942CSA	0°C to +70°C	8 SO
MAX942EPA	-40°C to +85°C	8 PDIP
MAX942ESA	-40°C to +85°C	8 SO
MAX942EUA-T	-40°C to +85°C	8 μMAX
MAX942AUA-T	-40°C to +125°C	8 μMAX
MAX944CPD	0°C to +70°C	14 PDIP
MAX944CSD	0°C to +70°C	14 SO
MAX944EPD	-40°C to +85°C	14 PDIP
MAX944ESD	-40°C to +85°C	14 SO

T = Tape and reel.

# **Chip Information**

PROCESS: BIPOLAR

# High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

# **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 µMAX	U8-1	<u>21-0036</u>	<u>90-0092</u>
8 PDIP	P8-1	<u>21-0043</u>	_
8 SO	S8-2	<u>21-0041</u>	<u>90-0096</u>
14 PDIP	P14-3	<u>21-0043</u>	_
14 SO	S14-1	21-0041	90-0112

# High-Speed, Low-Power, 3V/5V, Rail-to-Rail, Single-Supply Comparators

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
8	12/08	Added SO package diagram and removed transistor count	10
9	3/09	Corrected Ordering Information for MAX944ESD	10
10	9/14	Corrected Electrical Characteristics and removed automotive reference from Features	1, 3

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.