

### FEATURES:

- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels ( $0.4\mu W$  typ. static)
- All inputs, outputs, and I/O are 5V tolerant
- Available in SSOP and TSSOP packages

### DRIVE FEATURES:

- Balanced Output Drivers:  $\pm 12mA$
- Low switching noise

### APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

### DESCRIPTION:


The LVCH162373A 16-bit transparent D-type latch is built using advanced dual metal CMOS technology. This high-speed, low-power latch is ideal for temporary storage of data. The LVCH162373A can be used for implementing memory address latches, I/O ports, and bus drivers. The output enable and latch enable controls are organized to operate each device as two 8-bit latches or one 16-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

All pins of the LVCH162373A can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH162373A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. The driver has been developed to drive  $\pm 12mA$  at the designated threshold levels.

The LVCH162373A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

1 $\overline{OE}$	1	48	1LE
1Q1	2	47	1D1
1Q2	3	46	1D2
GND	4	45	GND
1Q3	5	44	1D3
1Q4	6	43	1D4
Vcc	7	42	Vcc
1Q5	8	41	1D5
1Q6	9	40	1D6
GND	10	39	GND
1Q7	11	38	1D7
1Q8	12	37	1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND	15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
Vcc	18	31	Vcc
2Q5	19	30	2D5
2Q6	20	29	2D6
GND	21	28	GND
2Q7	22	27	2D7
2Q8	23	26	2D8
2 $\overline{OE}$	24	25	2LE

SSOP/ TSSOP  
TOP VIEWABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
I <sub>IK</sub>	Continuous Clamp Current, $V_I < 0$ or $V_O < 0$	-50	mA
I <sub>CC</sub>	Continuous Current through each Vcc or GND	$\pm 100$	mA
I <sub>SS</sub>			

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $T_A = +25^\circ\text{C}$ ,  $F = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0\text{V}$	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0\text{V}$	6.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	$V_{IN} = 0\text{V}$	6.5	8	pF

## NOTE:

1. As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
x <sub>D</sub> x	Data Inputs <sup>(1)</sup>
x <sub>LE</sub>	Latch Enable Inputs (Active HIGH)
x <sub>Q</sub> x	3-State Outputs
x $\overline{OE}$	Output Enable Inputs (Active LOW)

## NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE (EACH 8-BIT SECTION)<sup>(1)</sup>

Inputs		Outputs	
x $\overline{OE}$	x <sub>LE</sub>	x <sub>D</sub> x	x <sub>Q</sub> x
L	H	H	H
L	H	L	L
L	L	X	Q <sup>(2)</sup>
H	X	X	Z

## NOTES:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High-Impedance

2. Output level before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub> I <sub>IL</sub>	Input Leakage Current	Vcc = 3.6V	Vi = 0 to 5.5V	—	—	±5	µA
I <sub>OZH</sub> I <sub>OZL</sub>	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = 0 to 5.5V	—	—	±10	µA
I <sub>OFF</sub>	Input/Output Power Off Leakage	Vcc = 0V, VIN or VO ≤ 5.5V		—	—	±50	µA
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	Vcc = 3.6V	V <sub>IN</sub> = GND or Vcc	—	—	10	µA
			3.6 ≤ V <sub>IN</sub> ≤ 5.5V <sup>(2)</sup>	—	—	10	
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	500	µA

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.
2. This applies in the disabled state only.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	Vcc = 3V	Vi = 2V	-75	—	—	µA
			Vi = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	—	—	—	µA
			Vi = 0.7V	—	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	Vcc = 3.6V	Vi = 0 to 3.6V	—	—	±500	µA

NOTES:

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = -0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = -4mA	1.9	—	
			I <sub>OH</sub> = -6mA	1.7	—	
		VCC = 2.7V	I <sub>OH</sub> = -4mA	2.2	—	
			I <sub>OH</sub> = -8mA	2	—	
		VCC = 3V	I <sub>OH</sub> = -6mA	2.4	—	
			I <sub>OH</sub> = -12mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 6mA	—	0.55	
		VCC = 2.7V	I <sub>OL</sub> = 4mA	—	0.4	
			I <sub>OL</sub> = 8mA	—	0.6	
		VCC = 3V	I <sub>OL</sub> = 6mA	—	0.55	
			I <sub>OL</sub> = 12mA	—	0.8	

## NOTE:

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>cc</sub> range.  
TA = -40°C to +85°C.

OPERATING CHARACTERISTICS, V<sub>CC</sub> = 3.3V ± 0.3V, TA = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Latch Outputs enabled	CL = 0pF, f = 10Mhz	—	pF
CPD	Power Dissipation Capacitance per Latch Outputs disabled		—	

SWITCHING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	
t <sub>PLH</sub>	Propagation Delay xD <sub>x</sub> to xQ <sub>x</sub>	—	6	1.6	5.3	ns
t <sub>PHL</sub>	Propagation Delay xLE to xQ <sub>x</sub>	—	6.4	2.1	5.7	ns
t <sub>PZH</sub>	Output Enable Time x <sub>OE</sub> to xQ <sub>x</sub>	—	7.1	1.3	6.1	ns
t <sub>PLZ</sub>	Output Disable Time x <sub>OE</sub> to xQ <sub>x</sub>	—	7.7	2.5	7.3	ns
t <sub>SU</sub>	Set-up Time HIGH or LOW, xD <sub>x</sub> to xLE	2.3	—	2.3	—	ns
t <sub>H</sub>	Hold Time HIGH or LOW, xD <sub>x</sub> after xLE	1.6	—	1.6	—	ns
t <sub>w</sub>	xLE Pulse Width HIGH	3.3	—	3.3	—	ns
t <sub>sk(o)</sub>	Output Skew <sup>(2)</sup>	—	—	—	500	ps


## NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to +85°C.  
2. Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC} / 2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF



Test Circuit for All Outputs

#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.


$R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2.5ns$ ;  $t_r \leq 2.5ns$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10MHz$ ;  $t_f \leq 2ns$ ;  $t_r \leq 2ns$ .

### SWITCH POSITION



Test	Switch
Open Drain	
Disable Low	$V_{LOAD}$
Enable Low	
Disable High	$GND$
Enable High	
All Other Tests	Open



Output Skew -  $tsk(x)$

#### NOTES:


1. For  $tsk(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $tsk(b)$  OUTPUT1 and OUTPUT2 are in the same bank.




### Enable and Disable Times

#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



### Set-up, Hold, and Release Times



### Pulse Width

## ORDERING INFORMATION

XX	LVC	X	XX	XXXX	XX
Temp. Range	Bus-Hold		Family	Device Type	Package
					PV      Shrink Small Outline Package
					PVG     SSOP - Green
					PA      Thin Shrink Small Outline Package
					PAG     TSSOP - Green
				373A	16-Bit Transparent D-Type Latch with 5 Volt Tolerant I/O
				162	Double-Density with Resistors, $\pm 12\text{mA}$
				H	Bus-hold
				74	-40°C to +85°C



**CORPORATE HEADQUARTERS**  
 6024 Silver Creek Valley Road  
 San Jose, CA 95138

**for SALES:**  
 800-345-7015 or 408-284-8200  
 fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
[logichelp@idt.com](mailto:logichelp@idt.com)