



## **General Description**

The AOZ2366QI-04 is a high-efficiency, easy-to-use DC/ DC synchronous buck regulator that operates over a wide 4.5V to 28V voltage range. The device is capable of supplying 22A of continuous output current with an output voltage adjustable down to 0.6V (±1.0%).

A proprietary constant on-time PWM control with input feed-forward results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input voltage range. A low 80ns minimum ontime enables very low output voltages at ultra-high operating frequencies.

Integrated AC ripple injection enables all-ceramic low ESR output filter capacitors and smaller PCB footprint with no external components needed.

Selectable PFM mode optimizes light load efficiency while forced PWM mode maintains constant frequency for lower harmonic noise.

The device features multiple protection functions such as  $V_{CC}$  under-voltage lockout, cycle-by-cycle current limit, output over-voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2366QI-04 is available in a 5mm×5mm QFN\_28L package and is rated over a -40°C to +85°C ambient temperature range.

#### **Features**

- Wide input voltage range
  - 4.5V to 28V
- Support Intel I<sub>TDC</sub> up to 22A
- Support Intel ICC<sub>MAX</sub> up to 40A
- 22A continuous output current
- Output voltage adjustable down to 0.6V (±1.0%)
- Low R<sub>DS(ON)</sub> internal NFETs
  - $-5m\Omega$  high-side
  - 1.6mΩ low-side
- Constant On-Time with input feed-forward
- Programmable on-time up to 2.6µs and down to 80ns
- Programmable switching frequency range: 32kHz to 1MHz (for 12V<sub>IN</sub> to 1V<sub>OUT</sub>)
- Selectable PFM or forced PWM light load operation
- Ceramic capacitor stable
- Adjustable soft start
- Power Good output
- Integrated bootstrap diode
- Cycle-by-cycle current limit
- Short-circuit protection
- Thermal shutdown
- Thermally enhanced 5mm x 5mm QFN\_28L package


#### Applications

- Compact PCs and gaming systems
- Set-top boxes and LCD TVs
- Server and storage systems
- Datacom and networking
- Embedded computing
- Point-of load DC/DC converters





## **Typical Application**





## **Ordering Information**


Part Number	Ambient Temperature Range	Package	Environmental	
AOZ2366QI-04	-40°C to +85°C	28-Pin 5mm x 5mm QFN	Green Product	



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

## **Pin Configuration**





## **Pin Description**

Pin Number	Pin Name	Pin Function
1	SS	Soft-Start Time Setting Pin. Connect a capacitor between SS and AGND to set the soft-start time.
2	PGOOD	Power Good Signal Output. PGOOD is an open-drain output used to indicate the status of the output voltage. It is internally pulled low when the output voltage is 15% lower than the nominal regulation voltage for or 20% higher than the nominal regulation voltage. PGOOD is pulled low during soft-start and shut down.
3	EN	Enable Input. The AOZ2366QI-04 is enabled when EN is pulled high. The device shuts down when EN is pulled low. Assert EN to high for power-up after IN and VCC are well supplied. Power-off the device by EN off is suggested.
4	PFM	PFM Selection Input. Connect $\overline{\text{PFM}}$ pin to VCC for forced PWM operation. Connect $\overline{\text{PFM}}$ pin to ground for PFM operation to improve light load efficiency.
5	AGND	Analog Ground.
6	FB	Feedback Input. Adjust the output voltage with a resistive voltage-divider between the regulator's output and AGND.
7	TON	On-Time Setting Input. Connect a resistor between VIN and TON to set the on time.
8, 9, 10	IN	Supply Input. IN is the regulator input. All IN pins must be connected together.
11, 12, 13, 22, 23, 25	PGND	Power Ground.
14, 15, 16, 17, 18, 19, 20, 21	LX	Switching Node.
24, 29	GL	Low-Side MOSFET Gate connection. This is for test purposes only.
26	BST	Bootstrap Capacitor Connection. The AOZ2366QI-04 includes an internal bootstrap diode. Connect an external capacitor between BST and LX as shown in the Typical Application diagram.
27	VCC	Supply Input for analog functions. Bypass VCC to AGND with a $4.7\mu$ F~ $10\mu$ F ceramic capacitor. Place the capacitor close to VCC pin.
28	NC	No Connect.



#### Absolute Maximum Ratings

Exceeding the Absolute Maximum Ratings may damage the device.

Parameter	Rating
IN, TON to AGND	-0.3V to 30V
LX to AGND <sup>(1)</sup>	-1V to 30V
BST to AGND	-0.3V to 36V
SS, PGOOD, FB, EN, VCC, PFM to AGND	-0.3V to 6V
PGND to AGND	-0.3V to +0.3V
Junction Temperature (T <sub>J</sub> )	+150°C
Storage Temperature (T <sub>S</sub> )	-65°C to +150°C
ESD Rating <sup>(2)</sup>	2kV

Notes:

1. LX to PGND Transient (t<20ns) ----- -7V to V<sub>IN</sub> + 7V.

2. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating:  $1.5 k\Omega$  in series with 100pF.

## **Maximum Operating Ratings**

The device is not guaranteed to operate beyond the Maximum Operating Ratings.

Parameter	Rating
Supply Voltage (V <sub>IN</sub> )	4.5V to 28V
Output Voltage Range	0.6V to 0.85*V <sub>IN</sub>
Ambient Temperature (T <sub>A</sub> )	-40°C to +85°C
Package Thermal Resistance	
(θ <sub>JA</sub> )	20°C/W

## **Electrical Characteristics**

 $T_A = 25^{\circ}$ C,  $V_{IN} = 12$ V,  $V_{CC} = 5$ V, EN = 5V, unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max 28	Units	
V <sub>IN</sub>	IN Supply Voltage		4.5			V	
V <sub>UVLO</sub>	Under-Voltage Lockout Threshold	V <sub>CC</sub> rising V <sub>CC</sub> falling				V	
۱ <sub>q</sub>	Quiescent Supply Current of V <sub>CC</sub>	I <sub>OUT</sub> = 0A, V <sub>EN</sub> > 2V, PFM mode		150		μA	
I <sub>OFF</sub>	Shutdown Supply Current	V <sub>EN</sub> = 0V		1	20	μA	
V <sub>REF</sub>	Reference Voltage	$T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ to $85^{\circ}C$	594 591	600 600	606 609	mV	
I <sub>FB</sub>	FB Input Bias Current				200	nA	
Enable							
V <sub>EN</sub>	EN Input Threshold	Off threshold On threshold	1.6		0.5	V	
V <sub>EN_HYS</sub>	EN Input Hysteresis			100		mV	
PFM Contr	ol						
V <sub>PFM</sub>	PFM Input Threshold	PFM Mode threshold Force PWM threshold	2.5		0.5	V	
V <sub>PFM_HYS</sub>	PFM Input Hysteresis			100		mV	
Modulator							
T <sub>ON</sub>	On Time	R <sub>TON</sub> = 100kΩ, V <sub>IN</sub> = 12V		200		ns	
T <sub>ON_MIN</sub>	Minimum On Time			80		ns	
T <sub>ON_MAX</sub>	Maximum On Time			2.6		μs	
T <sub>OFF_MIN</sub>	Minimum Off Time			300		ns	
Soft-Start	•						
I <sub>SS_OUT</sub>	SS Source Current	V <sub>SS</sub> = 0V C <sub>SS</sub> = 0.001µF to 0.1µF	7	11	15	μA	




## Electrical Characteristics (Continued)

 $T_A = 25^{\circ}$ C,  $V_{IN} = 12$ V,  $V_{CC} = 5$ V, EN = 5V, unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
Power Goo	od Signal				•	1
V <sub>PG_LOW</sub>	PGOOD Low Voltage	I <sub>OL</sub> = 1mA			0.5	V
	PGOOD Leakage Current				±1	μA
V <sub>PGH</sub>	PGOOD Threshold (Low Level to High Level)	FB rising		90		%
V <sub>PGL</sub>	PGOOD Threshold (High Level to Low Level)	FB rising FB falling		120 85		%
	PGOOD Threshold Hysteresis			5		%
Under Volt	age and Over Voltage Protection	·	·			
V <sub>PL</sub>	Under Voltage Threshold	FB falling		70		%
T <sub>PL</sub>	Under Voltage Delay Time			32		μs
V <sub>PH</sub>	Over Voltage Threshold	FB rising		120		%
Power Stag	ge Output		•	•		
R <sub>DS(ON)</sub>	High-Side NFET On-Resistance	V <sub>IN</sub> = 12V, V <sub>CC</sub> = 5V		5		mΩ
	High-Side NFET Leakage	V <sub>EN</sub> = 0V, V <sub>LX</sub> = 0V			10	μA
R <sub>DS(ON)</sub>	Low-Side NFET On-Resistance	V <sub>LX</sub> = 12V, V <sub>CC</sub> = 5V		1.6		mΩ
	Low-Side NFET Leakage	V <sub>EN</sub> = 0V			10	μA
Over-curre	ent and Thermal Protection		•			·
I <sub>LIM</sub>	Current Limit	V <sub>CC</sub> = 5V	50			Α
	Thermal Shutdown Threshold	T <sub>J</sub> rising T <sub>J</sub> falling		150 125		°C




## **Functional Block Diagram**






## **Typical Performance Characteristics**

Circuit of Typical Application. T<sub>A</sub> = 25°C,  $V_{IN}$  = 12V,  $V_{OUT}$  = 1V, fsw = 500kHz unless otherwise specified.







Rev. 1.1 November 2021



## **Typical Performance Characteristics**

Circuit of Typical Application.  $T_A = 25^{\circ}C$ ,  $V_{IN} = 20V$ ,  $V_{OUT} = 1.2V$ , fsw = 500kHz unless otherwise specified.





Rev. 1.1 November 2021



#### **Detailed Description**

The AOZ2366QI-04 is a high-efficiency, easy-to-use, synchronous buck regulator. The regulator is capable of supplying 22A of continuous output current with an output voltage adjustable down to 0.6V. The programmable on-time from 80ns to 2.6µs enables optimizing the configuration for PCB area and efficiency.

The input voltage of AOZ2366QI-04 can be as low as 4.5V. The highest input voltage of AOZ2366QI-04 can be 28V. Constant on-time PWM with input feed-forward control scheme results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input range. True AC current mode control scheme guarantees the regulator can be stable with ceramics output capacitor. The switching frequency can be externally programmed. Protection features include  $V_{CC}$  under-voltage lockout, current limit, output over voltage and under voltage protection, short-circuit protection, and thermal shutdown.


The AOZ2366QI-04 is available in 28-pin 5mm×5mm QFN package.

#### Enable and Soft Start

The AOZ2366QI-04 has external soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulate voltage. A soft start process begins when  $V_{CC}$  rises to 4.5V and voltage on EN pin is HIGH. An internal current source charges the external soft-start capacitor; the FB voltage follows the voltage of soft-start pin (V<sub>SS</sub>) when it is lower than 0.6V. When V<sub>SS</sub> is higher than 0.6V, the FB voltage is regulated by internal precise band-gap voltage (0.6V). When V<sub>SS</sub> is higher than 3.3V, the PGOOD signal is high. The soft-start time for PGOOD can be calculated by the following formula:

 $T_{SS}(\mu s) = 330 \times C_{SS}(nF)$ 

If  $C_{SS}$  is 1nF, the soft start time will be 330µs; if  $C_{SS}$  is 10nF, the soft start time will be 3.3ms.





## Constant-On-Time PWM Control with Input Feed-Forward

The control algorithm of AOZ2366QI-04 is constant-ontime PWM control with input feed-forward.

The simplified control schematic is shown in Figure 2.




Figure 2. Simplified Control Schematic

The high-side switch on-time is determined solely by a one-shot whose pulse width can be programmed by one external resistor and is inversely proportional to input voltage (IN). The one-shot is triggered when the internal 0.6V is higher than the combined information of FB voltage and the AC current information of inductor, which is processed and obtained through the sensed lower-side MOSFET current once it turns-on. The added AC current information can help the stability of constant-on time control even with pure ceramic output capacitors, which have very low ESR. The AC current information has no DC offset, which does not cause offset with output load change, which is fundamentally different from other V<sup>2</sup> constant-on time control schemes.

The constant-on-time PWM control architecture is a pseudo-fixed frequency with input voltage feed-forward. The internal circuit of AOZ2366QI-04 sets the on-time of high-side switch inversely proportional to the IN.


$$T_{ON} \propto \frac{R_{TON}(\Omega)}{V_{IN}(V)} \tag{1}$$


To achieve the flux balance of inductor, the buck converter has the equation:


$$F_{SW} = \frac{V_{OUT}}{V_{IN} \times T_{ON}}$$
(2)

Once the product of  $V_{IN} \times T_{ON}$  is constant, the switching frequency keeps constant and is independent with input voltage.

An external resistor between the IN and TON pin sets the switching on-time according to the following curves:










Figure 3. T<sub>ON</sub> vs. R<sub>TON</sub> Curves

A further simplified equation will be:

$$F_{SW}(kHz) = \frac{V_{OUT}(V)}{V_{IN}(V) \times T_{ON}(ns)} \times 10^{6}$$
(3)

If V<sub>o</sub> is 1.05V, V<sub>in</sub> is 19V, and set Fs=500kHz. According to eq.(3), Ton=110nS is needed. Finally, use the Ton to  $R_{Ton}$  curve, we can find out  $R_{Ton}$  is 82k $\Omega$ .

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator.

#### True Current Mode Control

AOS constant-on-time (COT) control scheme uses a patented current-injection technique to provide stable performance using an all-ceramic output capacitors. The constant-on-time control scheme is intrinsically unstable if output capacitor's ESR is not large enough as an effective current-sense resistor. Ceramic capacitors usually cannot be used as output capacitor.

The AOZ2366QI-04 senses the low-side MOSFET current and processes it into DC current and AC current information using AOS proprietary technique. The AC current information is decoded and added on the FB pin on phase. With AC current information, the stability of constant-on-time control is significantly improved even without the help of output capacitor's ESR; and thus the pure ceramic capacitor solution can be applicant. The pure ceramic capacitor solution can significantly reduce the output ripple (no ESR caused overshoot and undershoot) and less board area design.

#### **Current-Limit Protection**

The AOZ2366QI-04 has the current-limit protection by using  $R_{DS(ON)}$  of the low-side MOSFET to be as current sensing. To detect real current information, a minimum constant off-time (300nS typical) is implemented after a constant-on time. If the current exceeds the current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and input and output voltages. The current limit will keep the low-side MOSFET on and will not allow another high-side on-time, until the current limit.

After 64 switching cycles, the AOZ2366QI-04 considers this is a true failed condition and thus turns-off both high-side and low-side MOSFET and latches off. Only when triggered, the enable can restart the AOZ2366QI-04 again.



#### **Output Voltage Under-Voltage Protection**

If the output voltage is lower than 70% by over-current or short circuit, the AOZ2366QI-04 will wait for 32µs (typical) and turns-off both high-side and low-side MOSFETs and latches off. Only when triggered, the enable can restart the AOZ2366QI-04 again.

#### **Output Voltage Over-Voltage Protection**

The threshold of OVP is set 20% higher than 0.6V. When the V<sub>FB</sub> voltage exceeds the OVP threshold, high-side MOSFET is turned-off and low-side MOSFET is turned-on 1 $\mu$ s, then latch-off.

#### **Power Good Output**

The power good (PGOOD) output, which is an open drain output, requires the pull-up resistor. When the output voltage is 15% below than the nominal regulation voltage for, the PGOOD is pulled low. When the output voltage is 20% higher than the nominal regulation voltage, the PGOOD is also pull low.

When combined with the under-voltage-protection circuit, this current-limit method is effective in almost every circumstance.



### **Application Information**

The basic AOZ2366QI-04 application circuit is shown in Typical Application section. Component selection is explained below.

#### **Input Capacitor**

The input capacitor must be connected to the IN pins and PGND pin of the AOZ2366QI-04 to maintain steady input voltage and filter out the pulsing input current. A small decoupling capacitor, usually  $4.7\mu$ F, should be connected to the V<sub>CC</sub> pin and AGND pin for stable operation of the AOZ2366QI-04. The voltage rating of input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by equation below:

$$\Delta V_{IN} = \frac{I_O}{f \times C_{IN}} \times \left(1 - \frac{V_O}{V_{IN}}\right) \times \frac{V_O}{V_{IN}}$$

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$I_{CIN\_RMS} = I_{O} \times \sqrt{\frac{V_{O}}{V_{IN}}} \left(1 - \frac{V_{O}}{V_{IN}}\right)$$

if let *m* equal the conversion ratio:

$$\frac{V_0}{V_{IN}} = m$$

The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure 4. It can be seen that when  $V_O$  is half of  $V_{IN}$ ,  $C_{IN}$  is under the worst current stress. The worst current stress on  $C_{IN}$  is 0.5 x  $I_O$ .




Figure 4. I<sub>CIN</sub> vs. Voltage Conversion Ratio

For reliable operation and best performance, the input capacitors must have current rating higher than I<sub>CIN-RMS</sub> at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures is based on certain amount of life time. Further de-rating may be necessary for practical design requirement.

#### Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is:

$$\Delta I_L = \frac{V_O}{f \times L} \times \left(1 - \frac{V_O}{V_{IN}}\right)$$

The peak inductor current is:

$$I_{Lpeak} = I_{O} + \frac{\Delta I_{L}}{2}$$

High inductance gives low inductor ripple current but requires a larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on inductor is designed to be 30% to 50% of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on the inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shapes and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise, but they do cost more than unshielded inductors. The choice depends on EMI requirement, price and size.



#### **Output Capacitor**

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_{O} = \Delta I_{L} \times \left( ESR_{CO} + \frac{1}{8 \times f \times C_{O}} \right)$$

where,  $C_O$  is output capacitor value, and  $\text{ESR}_{CO}$  is the Equivalent Series Resistor of output capacitor.

When a low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_{\rm O} = \Delta I_L \times \frac{1}{8 \times f \times C_{\rm O}}$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_{O} = \Delta I_{L} \times ESR_{CO}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum are recommended to be used as output capacitors.


In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:


$$I_{CO\_RMS} = \frac{\Delta I_L}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, the output capacitor could be overstressed.

#### **Power MOSFET SOA Curve**

AOZ2366QI-04 integrates AOS' state of the art Trench MOSFETs. Robust SOA ensures reliable operation in high performance buck regulator applications





# Thermal Management and Layout Consideration

In the AOZ2366QI-04 buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the VIN pin, to the LX pins, to the filter inductor, to the output capacitor and load, and then returns to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from the inductor, to the output capacitors and load, to the low side switch. Current flows in the second loop when the low side switch is on.



In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect the input capacitor, output capacitor and PGND pin of the AOZ2366QI-04.

In the AOZ2366QI-04 buck regulator circuit, the major power dissipating components are the AOZ2366QI-04 and output inductor. The total power dissipation of the converter circuit can be measured by input power minus output power.

$$P_{total\_loss} = V_{IN} \times I_{IN} - V_O \times I_O$$

The power dissipation of inductor can be approximately calculated by output current and DCR of inductor and output current.

$$P_{inductor\_loss} = I_O^2 \times R_{inductor} \times 1.1$$

The actual junction temperature can be calculated with power dissipation in the AOZ2366QI-04 and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total\_loss} - P_{inductor\_loss}) \times \Theta_{JA} + T_A$$

The maximum junction temperature of AOZ2366QI-04 is 150°C, which limits the maximum load current capability.


The thermal performance of the AOZ2366QI-04 is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.

#### Layout Considerations


Several layout tips are listed below for the best electric and thermal performance.

- The LX pins and pad are connected to internal low side switch drain. They are low resistance thermal conduction path and most noisy switching node. Connected a copper plane to LX pin to help thermal dissipation. The inductor need to be placed as close to LX pin as possible.
- 2. The IN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to IN pins to help thermal dissipation.
- Connect a large PGND copper plane to PGND pin. Thick and short PGND trace could keep power path impedance low.
- Input decoupling capacitors should be connected to the IN pin and the PGND pin as close as possible to reduce the switching spikes.
- 5. Decoupling capacitor  $C_{VCC}$  should be connected to  $V_{CC}$  and GND as close as possible. Connect this GND to GND layer with vias as shown in below figure. Place  $C_{VCC}$  on the same layer with IC.
- 6. Connect AGND to GND layer with vias close to AGND pin as shown in figure below.


- 7. Voltage divider R1 and R2 should be placed as close as possible to FB and AGND. Place R1 and R2 on the same layer with IC.
- R<sub>TON</sub> should be connected as close as possible to Pin 7 (TON pin). Place R<sub>TON</sub> on the same layer with IC.
- 9. A ground plane is preferred; Pin 22, 23, 25 (PGND) must be connected to the ground plane through VIAs as shown in figure below.
- 10. Sensitive signal traces such as feedback trace must be shielded from all noise sources, especially the LX node.
- 11. The feedback trace should be taken directly from output capacitor pad and use thin trace. FB trace goes through other layer and shielded by GND layer is acceptable.
- 12. No signal should run on nearby layer under the Lx trace or under the inductor.
- 13. Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.
- 14. Insert at least two inner layers (or planes) connected to the power ground, in order to shield and isolate the small signal traces from noisy power lines.



## Package Dimensions, QFN5x5-28L




TOP VIEW




SIDE VIEW

А



BOTTOM VIEW




SYMBOLS	DIMENSI	ONS IN MIL	LIMETERS	DIMENSIONS IN INCHES			
	MIN	NOM	MAX	MIN	NOM	MAX	
А	0.80	0.90	1.00	0.031	0.035	0.039	
A1	0.00		0.05	0.000		0.002	
A2		0.20REF		0.008REF			
D	4.90	5.00	5.10	0.193	0.197	0.201	
D1	3.35	3.45	3.55	0.132	0.136	0.140	
D2	1.16	1.26	1.36	0.046	0.050	0.054	
D3	1.36	1.46	1.56	0.054	0.057	0.061	
D4	0.25	0.35	0.45	0.010	0.014	0.018	
D5	1.69	1.79	1.89	0.067	0.070	0.074	
D6	0.20	0.30	0.40	0.008	0.012	0.016	
E	4.90	5.00	5.10	0.193	0.197	0.201	
E1	3.53	3.63	3.73	0.139	0.143	0.147	
E2	2.21	2.31	2.41	0.087	0.091	0.095	
E3	1.44	1.54	1.64	0.057	0.061	0.065	
E4	0.40	0.50	0.60	0.016	0.020	0.024	
L	0.35	0.40	0.45	0.014	0.016	0.018	
L1	0.35	0.40	0.45	0.014	0.016	0.018	
L2	3.70	3.75	3.80	0.146	0.148	0.150	
L3	0.35	0.40	0.45	0.014	0.016	0.018	
L4	0.35	0.40	0.45	0.014	0.016	0.018	
L5	0.30	0.35	0.40	0.012	0.014	0.016	
L6	0.35	0.40	0.45	0.014	0.016	0.018	
L7	0.30	0.35	0.40	0.012	0.014	0.016	
L8	0.22	0.27	0.32	0.009	0.011	0.013	
b	0.20	0.25	0.30	0.008	0.010	0.012	
e		0.50REF			0.020REF		


UNIT: mm



## Tape and Reel Dimensions, QFN5x5-28L




PACKAGE	A0	BO	К0	DO	D1	E	E1	E2	P0	P1	P2	Т
QFN5x5 (12 mm)	5.25 ±0.10	5.25 ±0.10	1.10 ±0.10	1.50 MIN.	1.50 +0.1 -0.0	12.0 ±0.3	1.75 ±0.10	5.50 ±0.05	8.00 ±0.10	4.00 ±0.10	2.00 ±0.05	0.30 ±0.05





## Part Marking



#### LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at: http://www.aosmd.com/terms\_and\_conditions\_of\_sale

#### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.