

FDD6644/FDU6644

30V N-Channel PowerTrench® MOSFET

General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{\text{DS}(\text{ON})}$ and fast switching speed.


Applications


• DC/DC converter

Features

- 67 A, 30 V. $R_{DS(ON)} = 8.5 \ m\Omega \ @V_{GS} = 10 \ V$ $R_{DS(ON)} = 10.5 \ m\Omega \ @V_{GS} = 4.5 \ V$
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS(ON)}}$
- Low gate charge (25 nC typical)
- · High power and current handling capability







Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain-Source Voltage	30	V
V _{GSS}	Gate-Source Voltage	±16	V
I _D	Drain Current - Continuous (Note 1s	a) 67	Α
	- Pulsed	100	
P_D	Maximum Power Dissipation (Note	68	W
	(Note 1a	3.8	
	(Note 1	1.6	
T _J , T _{STG}	Operating and Storage Junction Temperature Rang	e -55 to +175	°C

Thermal Characteristics

R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	2.2	°C/W
R _{e,IA}	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD6644	FDD6644	D-PAK (TO-252)	13"	12mm	2500 units
FDU6644	FDU6644	I-PAK (TO-251)	Tube	N/A	75

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	ource Avalanche Ratings (Note	e 2)			1	I
W _{DSS}	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 15 \text{ V}$, $I_D=17\text{A}$			240	mJ
I _{AR}	Drain-Source Avalanche Current				17	Α
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		27		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			1	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 16 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -16 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	racteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1	1.5	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		- 5		mV/°C
$R_{\text{DS(on)}}$	Static Drain–Source On–Resistance	$ \begin{vmatrix} V_{GS} = 10 \text{ V}, & I_D = 16 \text{ A} \\ V_{GS} = 4.5 \text{ V}, & I_D = 15 \text{ A} \\ V_{GS} = 10 \text{ V}, & I_D = 16.5 \text{A}, \\ T_{J} = 125 \text{ C} \end{vmatrix} $		6.5 7.5 10	8.5 10.5 13	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, \ V_{DS} = 5 \text{ V}$	50			Α
g FS	Forward Transconductance	$V_{DS} = 5 V$, $I_{D} = 16 A$		74		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$		3087		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		489		pF
C _{rss}	Reverse Transfer Capacitance			185		pF
Switchir	ng Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$		10	20	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		12	22	ns
t _{d(off)}	Turn-Off Delay Time	7		48	77	ns
t _f	Turn-Off Fall Time			10	20	ns
Q_g	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_{D} = 16 \text{ A},$		25	35	nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 5 \text{ V}$		7.5		
Q_{gd}	Gate-Drain Charge			6.5	_	_


Electrical Characteristics (continued) T_A = 25°C unless otherwise noted

Drain-Source Diode Characteristics and Maximum Ratings

Is	Maximum Continuous Drain-Source Diode Forward Current				3.2	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 2.7 \text{ A}$	(Note 2)	0.7	1.2	٧

Notes:

1. R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) $R_{\theta JA} = 40$ °C/W when mounted on a 1in^2 pad of 2 oz copper



b) $R_{\theta JA} = 96^{\circ}C/W$ when mounted


Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

3. Maximum current is calculated as: $\sqrt{R_{DS(ON)}}$

where P_D is maximum power dissipation at $T_C = 25^{\circ}C$ and $R_{DS(on)}$ is at $T_{J(max)}$ and $V_{GS} = 10V$. Package current limitation is 21A

Typical Characteristics







Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST ®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	POP™	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench®	SuperSOT™-8
CROSSVOLT™	GTO™ .	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC™
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET®
E ² CMOS TM	MicroFET™	SILENT SWITCHER ®	VCX TM
EnSigna™	MICROWIRE™	SMART START™	

FACTTM OPTOLOGICTM Star* PowerTM
FACT Quiet SeriesTM OPTOPLANARTM StealthTM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		