



Features

- 5V tolerant inputs
- 2.3V–3.6V V_{CC} specifications provided
- 5.5ns t_{PD} max. (V_{CC} = 3.3V), 10µA I_{CC} max.
- Power down high impedance inputs and outputs
- ±24mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds JEDEC 78 conditions
- ESD performance:
- Human body model > 2000V
- Machine model > 150V
- Leadless DQFN package

Ordering Information

General Description

The LCX08 contains four 2-input AND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

The 74LVX08 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Ordering intor	mation			
Order Number	Package Number	Package Description		
74LCX08M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow		
74LCX08SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide		
74LCX08BQX ⁽¹⁾	MLP14A	14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm		
74LCX08MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		

Note:

1. DQFN package available in Tape and Reel only.


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.


All packages are lead free per JEDEC: J-STD-020B standard.



Connection Diagrams Pin Assignments for SOIC, SOP, and TSSOP 4 V_{CC} Ao 13 A₂ B₀ <u>12</u> в₂ 00 <u>11</u> 0₂ A <u>10</u> A3 B₁ • 8₃ 6 9 01 8 03 GND Pad Assignments for DQFN B0 2 A2 003 12 B2 A1 4 B1 5 (10 A3 016) (9 B3 (7 8 GND O3 (Top View) **Pin Description**

Pin Names	Description
A _n , B _n	Inputs
O _n	Outputs





Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
VI	DC Input Voltage	-0.5V to +7.0V
Vo	DC Output Voltage, Output in HIGH or LOW State ⁽²⁾	-0.5V to V _{CC} + 0.5V
I _{IK}	DC Input Diode Current, V _I < GND	–50mA
I _{OK}	DC Output Diode Current	
	V _O < GND	–50mA
	V _O > V _{CC}	+50mA
Ι _Ο	DC Output Source/Sink Current	±50mA
I _{CC}	DC Supply Current per Supply Pin	±100mA
I _{GND}	DC Ground Current per Ground Pin	±100mA
T _{STG}	Storage Temperature	–65°C to +150°C

Note:

2. I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions⁽³⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V _{CC}	Supply Voltage			
	Operating	2.0	3.6	V
	Data Retention	1.5	3.6	
VI	V _I Input Voltage		5.5	V
Vo	Output Voltage, HIGH or LOW State	0	V _{CC}	V
I _{OH} / I _{OL}	Output Current			
	$V_{CC} = 3.0V - 3.6V$		±24	mA
	$V_{CC} = 2.7V - 3.0V$		±12	
	$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note:

3. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

				T _A = -40°C	to +85°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Min.	Max.	Units
V _{IH}	HIGH Level Input Voltage	2.3–2.7		1.7		V
		2.7–3.6		2.0		
V _{IL}	LOW Level Input Voltage	2.3–2.7			0.7	V
		2.7–3.6			0.8	
V _{OH}	HIGH Level Output Voltage	2.3–3.6	$I_{OH} = -100 \mu A$	V _{CC} - 0.2		V
		2.3	$I_{OH} = -8mA$	1.8		
		2.7	$I_{OH} = -12mA$	2.2		
		3.0	$I_{OH} = -18 \text{mA}$	2.4		
			$I_{OH} = -24mA$	2.2		
V _{OL} LOW Level Output	LOW Level Output Voltage	2.3–3.6	I _{OL} = 100μA		0.2	V
		2.3	$I_{OL} = 8 mA$		0.6	
		2.7	$I_{OL} = 12mA$		0.4	
		3.0	I _{OL} = 16mA		0.4	
			$I_{OL} = 24mA$		0.55	
Ц	Input Leakage Current	2.3–3.6	$0 \le V_I \le 5.5V$		±5.0	μA
I _{OFF}	Power-Off Leakage Current	0	$V_1 \text{ or } V_0 = 5.5 V$		10	μA
I _{CC}	Quiescent Supply Current	2.3–3.6	$V_I = V_{CC}$ or GND		10	μA
			$3.6V \le V_I \le 5.5V$		±10	
ΔI_{CC}	Increase in I _{CC} per Input	2.3–3.6	$V_{IH} = V_{CC} - 0.6V$		500	μA

AC Electrical Characteristics

	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C, R_{L} = 500\Omega$							
		$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			$\begin{array}{c} V_{CC}=2.5V\pm0.2V,\\ C_{L}=30pF \end{array}$			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PHL} , t _{PLH}	Propagation Delay	1.5	5.5	1.5	6.2	1.5	6.6	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew ⁽⁴⁾		1.0					ns

Note:


4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

					T _A = 25°C	
Sym	bol	Parameter	V _{CC} (V)	Conditions	Typical	Unit
V _{OL}	.P	Quiet Output Dynamic Peak V _{OL}	3.3	$C_L = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
			2.5	$C_L = 30 pF$, $V_{IH} = 2.5 V$, $V_{IL} = 0 V$	0.6	
V _{OL}	V	Quiet Output Dynamic Valley V_{OL}	3.3	$C_L = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	-0.8	V
			2.5	$C_L = 30 pF, V_{IH} = 2.5V, V_{IL} = 0V$	-0.6	

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3 V$, $V_I = 0 V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10MHz	25	pF







Tape and Reel Specification

Tape Format for DQFN


Package Designator	Tape Section	Number of Cavities	Cavity Status	Cover Tape Status	
BQX	Leader (Start End)	125 (Typ.)	Empty	Sealed	
	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (Тур.)	Empty	Sealed	

Tape Dimensions inches (millimeters)





Physical Dimensions



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/



Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)

Figure 5. 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)

Figure 6. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/



SEMICONDUCTOR



ACEx®

Build it Now™ CorePLUS™ *CROSSVOLT*™ CTL™ Current Transfer Logic™ EcoSPARK[®] EZSWITCH™ *



Fairchild[®] Fairchild Semiconductor[®] FACT Quiet Series™ FACT[®] FAST[®] FastvCore™ FlashWriter[®]* FPS™ FRFET® Global Power ResourceSM Green FPS™ Green FPS™e-Series™ GTO™ i-Lo™ IntelliMAX™ **ISOPLANAR™** MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ **OPTOLOGIC[®]** OPTOPLANAR®

PDP-SPM™ Power220[®] POWEREDGE[®] Power-SPM™ PowerTrench[®] Programmable Active Droop™ **OFFT**[®] QS™ QT Optoelectronics[™] Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™-8

SupreMOS™ SyncFET™ The Power Franchise[®] franchise TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ SerDes™ UHC® Ultra FRFET™ UniFET™ VCX™

* EZSWITCH™ and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms						
Datasheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make abanges at any time without paties to improve design				