

#### **Features**

- 256K x 36, 512K x 18 memory configuration
- Supports high performance system speed –
   100MHz (7.5ns Clock-To-Data Access)
- ZBT<sup>™</sup> Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- Single R/W (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- Individual byte write (BW<sub>1</sub> BW<sub>4</sub>) control (May tie active)
- Three chip enables for simple depth expansion
- 3.3V power supply (±5%)
- 3.3V (±5%) I/O Supply (VDDQ)
- Power down controlled by ZZ input
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP)

#### **Description**

The 803625A/801825A are 3.3V high-speed 9,437,184-bit (9 Megabit) synchronous SRAMs organized as  $256K \times 36/512K \times 18$ . They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name  $ZBT^{TM}$ , or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be it read or write.

The 803625A/801825A contain address, data-

in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A clock Enable ( $\overline{\text{CEN}}$ ) pin allows operation of the 803625A/801825A to be suspended as long as necessary. All synchronous inputs are ignored when  $\overline{\text{CEN}}$  is high and the internal device registers will hold their previous values.

There are three chip enable pins (CE1, CE2, CE2) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/LD is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after the chip is deselected or a write is initiated.

The 803625A/801825A have an on-chip burst counter. In the burst mode, the 803625A / 801825A can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD=LOW) or increment the internal burst counter (ADV/LD=HIGH).

The 803625A/801825A SRAMs utilize Alliance's latest high-performance CMOS process and are packaged in a JEDEC Standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP).

**Pin Description Summary** 

Fill Description Sur	illilai y		
A <sub>0</sub> - A <sub>18</sub>	Address Inputs	Input	Synchronous
CE <sub>1</sub> , CE <sub>2</sub> , CE <sub>2</sub>	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/₩	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
BW <sub>1</sub> , BW <sub>2</sub> , BW <sub>3</sub> , BW <sub>4</sub>	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance Burst Address/Load New Address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
ZZ	Sleep Mode	Input	Asynchronous
I/O <sub>0</sub> - I/O <sub>31</sub> , I/O <sub>P1</sub> - I/O <sub>P4</sub>	Data Input / Output	1/0	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

# Pin Definitions<sup>(1)</sup>


Symbol	Pin Function	VO	Active	Description
A0-A18	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/ $\overline{\text{LD}}$ low, $\overline{\text{CEN}}$ low, and true chip enables.
ADV/LD	Advance / Load		N/A	$\overline{ADV/\overline{LD}}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When $\overline{ADV/\overline{LD}}$ is low with the chip deselected, any burst in progress is terminated. When $\overline{ADV/\overline{LD}}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when $\overline{ADV/\overline{LD}}$ is sampled high.
R∕W	Read / Write	_	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	_	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	_	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal ( $\overline{BW}_1$ - $\overline{BW}_4$ ) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when $\overline{R/W}$ is sampled high. The appropriate byte(s) of data are written into the device one cycle later. $\overline{BW}_1$ - $\overline{BW}_4$ can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the AS8C803625A (CE1 or CE2 sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with $\overline{CE}_1$ and $\overline{CE}_2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{CE}_1$ and $\overline{CE}_2$ .
CLK	Clock	I	N/A	This is the clock input to the AS8C803625A. Except for $\overline{\text{OE}}$ , all timing references for the device are made with respect to the rising edge of CLK.
VO0-VO31 VOP1-VOP4	Data Input/Output	VO	N/A	Data input/output (VO) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
LBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input, and it must not change during device operation.
ŌĒ	Output Enable	1	LOW	Asynchronous output enable. $\overline{\text{OE}}$ must be low to read data from the 803625A/801825A. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedance state. $\overline{\text{OE}}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{\text{OE}}$ can be tied low.
77	Sleep Mode	Ī	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the AS8C803625A to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O supply.
Vss	Ground	WA	N/A	Ground.

NOTE:


5298 tbl 02

 $1. \ \ \, \text{All synchronous inputs must meet specified setup and hold times with respect to CLK}.$ 

# Functional Block Diagram — 256K x 36



# Functional Block Diagram — 512K x 18



# **Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	٧
Vss	Ground	0	0	0	٧
V⊪	Input High Voltage - Inputs	2.0		VDD + 0.3	٧
V⊪	Input High Voltage - I/O	2.0		VDDQ + 0.3	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>		0.8	٧

NOTE:

1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.

#### Recommended Operating Temperature and Supply Voltage


Grade	Grade Temperature <sup>(1)</sup>		VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

NOTES:

5298 tbl 05

1. Ta is the "instant on" case temperature.

#### Pin Configuration — 256K x 36




# Top View 100 TQFP

#### **NOTES**

- 1. Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is  $\leq$  VIL.
- 2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is  $\geq$  VIH.
- 3. Pins 84 is reserved for a future 16M.
- 4. DNU = Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

#### Pin Configuration — 512K x 18



# Top View 100 TQFP

#### NOTES:

- 1. Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is  $\leq$  Vil.
- Pin 16 does not have to be connected directly to VDD as long as the input voltage is ≥ VIH.
- 3. Pin 84 is reserved for a future 16M.
- DNU = Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

### 100 TQFP Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF
	_			5298 tbl 07

52

#### **Absolute Maximum Ratings**(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA <sup>(7)</sup>	Commercial	0 to +70	°C
IA'''	Industrial	-40 to +85	۰C
TBIAS	Temperature Under Bias	-55 to +125	۰C
Tstg	Storage Temperature	-55 to +125	۰C
Рт	Power Dissipation	2.0	W
Іоит	DC Output Current	50	mA

5298 tbl 06

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

# 119 BGA Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	ymbol Parameter <sup>(1)</sup> Conditions			Unit
Cin	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5298 tbl 07a

165 fBGA Capacitance<sup>(1)</sup>

#### Pin Configuration — 256K x 36, 119 BGA

	11	2	3	4	5	6	7
Α	<b>O</b> VDDQ	<b>O</b>	O A4	<b>O</b> NC(3)	O A8	<b>O</b> A16	O VDDQ
	0	A6 <b>O</b>	A4 <b>O</b>	Ö	0	0	0
В	NC	CĒ2	АЗ <b>О</b>	ADV/LD	A9 <b>O</b>	CE <sub>2</sub>	NC
С	NC O NC O	O A7	Δ2	ADVID DDD ONO CEO COO RODO CHO NO CEO	A12	O A15	O NC
	Ö	Ö	Õ	Õ	Ô	Ô	NC O
D	I/O16	I/OP3	Vss	NC	Vss	I/OP2	I/O15 <b>O</b>
Е	I/O16 O I/O17 O	A7 O I/OP3 O I/O18	A2 VSS O VSS O VSS O		A12 VSS O VSS O VSS	A15 O I/OP2 O I/O13 O I/O12 O I/O11 O VDD O I/O6 O	1/014
-	ő	Ő	õ	Ŏ,	ő	ő	ő
F	VDDO	I/O19 <b>O</b>	Vss	Œ	VSS	I/O12	VDDQ
G	O 1/O20	I/O21	BW <sub>2</sub>	Δ17	O	I/O11	I/O14 O VDDQ O I/O10
٦	O 1/O22	Ő	Ö	Λ̈̈	Ö	"Ö	"Ö"
н	1/022	I/O23 O VDD	VSS VDD(2) VSS	R∕W	BW <sup>2</sup> Vss O Vss(1) O Vss	1/09	I/O8 O VDDQ
J	<b>O</b> VDDQ	VDD	O (VDD(a)	VDD	V(00/1)	VDD	VDDO
١,	O	Ö	<b>O</b>	Ö	0	Ö	0 1
ĸ	1/024	I/O26	Vss	CLK	Vss	I/Q6	1/O7 <b>O</b>
ᅵ	0 1/024 0	/O26  /O27  /O27  /O28	O	O	U	O	0
-1	I/O25 <b>O</b>	0	BW4 O VSS	Õ	BW <sub>1</sub> O VSS O	O <sup>+</sup>	I/Ō5 <b>O</b>
М	VDDQ <b>O</b>	I/O28	Vss	CEN	Vss	1/O3 O	VDDQ
N	0	0	O	Q	0	O	<b>O</b> I/O1
N	I/O29 <b>O</b>	0	VSS O VSS O	A1 <b>O</b>	VSS O VSS	1/O2 <b>O</b>	ő
Р	I/O31	I/OP4	VSS	A0	VSS	I/OP1	1/O
	1/031 O NC NC	I/O30 O I/OP4 O A5 O NC	<u>0</u>	A0 O VDD O	O VSS(1)	0	O
R	NC O	A5 <b>O</b>	LBO O A <sup>10</sup>	VDD	VSS(1)	A13	NC O ZZ O
т	NC	NC	A10	A11	A14 O	NC O	ž
	O	0	O	U	O	0	0
υĮ	VDDQ	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	VDDQ

**Top View** 

5298 drw 13a

#### Pin Configuration — 512K x 18, 119 BGA

	1	2	3	4	5	6	7
Α	<b>O</b> VDDQ	<b>O</b> A6	<b>O</b> A4	0	<b>O</b> A8	<b>O</b> A16	O VDDQ
^	<b>O</b>	0	O	NC(3)	0	0	<b>O</b>
В	NC	CE2	Аз	ADV/LD	<b>A</b> 9	CE2	NC
c	<b>O</b> NC	<b>O</b> A7	<b>O</b> A2	<b>O</b> VDD	<b>O</b> A13	<b>O</b> A17	O NC
٦,	O	o O	Ô	O	0	0	o l
D	I/O8	NC	Vss	NC	Vss	I/O	NC
	0	0	0	0	0	0	0
E	NC <b>O</b>	I/O9 <b>O</b>	Vss <b>O</b>	CE <sub>1</sub>	Vss <b>O</b>	NC <b>O</b>	1/O <b>O</b>
F	VDDQ	NC	Vss	OF.	Vss	1/0	VDDQ
	0	0	0	OE O	0	0	0
G	NC <b>O</b>	I/O10 <b>O</b>	BW <sub>2</sub>	A18 <b>O</b>	Vss <b>O</b>	NC <b>O</b>	1/O <b>O</b>
н	1/011	NC	Vss	R/₩	Vss	1/0	NC
	0	0	0	0	0	0	0
J	VDDQ	VDD	VDD(2)	VDD	VSS(1)	VDD	VDDQ
к	<b>O</b> NC	<b>O</b> I/O12	O VSS	<b>O</b> CLK	<b>O</b> Vss	<b>O</b> NC	<b>O</b> I/O
'`	Õ	0	Õ	O)	Õ	ŏ	ő l
L	I/O13	NC	Vss	NC	BW <sub>1</sub>	1/0	NC
м	<b>O</b> VDDQ	<b>O</b> I/O14	O VSS	O CEN	<b>O</b> VSS	<b>O</b> NC	O VDDQ
"	O	0	Ö	OEN	0	Õ	O
N	I/O15	NC	Vss	A1	Vss	I/O	NC
Р	0	0	O VSS	<b>O</b> Ao	0	O NC	<b>O</b> 1/0
۲	NC <b>O</b>	I/OP2 <b>O</b>	VSS <b>O</b>	<b>O</b>	Vss <b>O</b>	0	"O
R	NC	<b>A</b> 5	LBO O	<b>V</b> DD	VSS(1)	A12	NC
	0	0		0	0	0	<u>o</u>
T	NC <b>O</b>	A10 <b>O</b>	A15 <b>O</b>	NC <b>O</b>	A14 <b>O</b>	A11 <b>O</b>	ZZ <b>O</b>
υĮ	VDDQ	DNU <sup>(4)</sup>	VDDQ				

#### **Top View**

#### 5298 drw 13b

#### NOTES

- 1. R5 and J5 do not have to be directly connected to Vss as long as the input voltage is  $\leq$  VIL.
- 2. J3 does not have to be connected directly to VDD as long as the input voltage is  $\geq$  VIH.
- 3. A4 is reserved for future 16M.
- 4. DNU = Do not use; Pin U2, U3, U4, U5 and U6 are reserved for respective JTAG pins: TMS, TDI, TCK, TDO and TRST. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

#### Pin Configuration — 256K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC <sup>(3)</sup>	<b>A</b> 7	<u>C</u> E₁	B̄₩3	B̄₩2	<u>C</u> E₂	CEN	ADV/LD	<b>A</b> 17	A8	NC
В	NC	A6	CE2	$\overline{B}\overline{W}4$	B̄₩1	CLK	R/W	ŌĒ	NC <sup>(3)</sup>	<b>A</b> 9	NC <sup>(3)</sup>
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I/O17	I/O16	Vddq	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O15	I/O14
Ε	I/O19	I/O18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	Vddq	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O9	I/O8
Н	Vss <sup>(1)</sup>	$VDD^{(2)}$	NC	VDD	Vss	Vss	Vss	Vdd	NC	NC	ZZ
J	I/O25	I/O24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O <sub>7</sub>	I/O6
K	I/O27	I/O26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O <sub>5</sub>	I/O4
L	I/O29	I/O28	Vddq	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	I/O2
М	I/O31	I/O30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	I/O <sub>0</sub>
N	I/OP4	NC	VDDQ	Vss	DNU <sup>(4)</sup>	NC	Vss <sup>(1)</sup>	Vss	VDDQ	NC	I/OP1
Р	NC	NC <sup>(3)</sup>	<b>A</b> 5	<b>A</b> 2	DNU <sup>(4)</sup>	<b>A</b> 1	DNU <sup>(4)</sup>	A10	A13	A14	NC
R	ĪBO	NC <sup>(3)</sup>	A4	Аз	DNU <sup>(4)</sup>	A <sub>0</sub>	DNU <sup>(4)</sup>	A11	A12	<b>A</b> 15	A16

5298 tbl 25a

#### Pin Configuration — 512K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC <sup>(3)</sup>	<b>A</b> 7	<u>C</u> Ē1	B̄₩2	NC	<u>C</u> E2	CEN	ADV/LD	A18	A8	A10
В	NC	A6	CE2	NC	B̄₩1	CLK	R/W	ŌĒ	NC <sup>(3)</sup>	<b>A</b> 9	NC <sup>(3)</sup>
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP1
D	NC	I/O8	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O7
Ε	NC	I/O9	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O5
G	NC	I/O11	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O4
Н	Vss <sup>(1)</sup>	VDD <sup>(2)</sup>	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ
J	I/O12	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	NC
K	I/O13	NC	Mana								
		110	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	I/O2	NC
L	I/O14	NC	VDDQ	VDD	Vss Vss	Vss Vss	Vss Vss	VDD VDD	VDDQ VDDQ	I/O2 I/O1	NC NC
L M	I/O14 I/O15										
		NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	l/O1	NC
М	I/O15	NC NC	VDDQ VDDQ	VDD VDD	Vss Vss	Vss Vss	Vss Vss	VDD VDD	VDDQ VDDQ	I/O1 I/O0	NC NC

#### NOTES:

5298 tb125b

- 1. Pins H1 and N7 do not have to be connected directly to Vss as long as the input voltage is  $\leq$  VIL.

- 2. Pin H2 does not have to be connected directly to Vob as long as the input voltage is ≥ VIII.
  3. Pin B9, B11, A1, R2 and P2 are reserved for a future 18M, 36M, 72M, 144M and 288M respectively.
  4. DNU = Do not use. Pins P5, R5, P7, R7 and N5 are reserved for respective JTAG pins: TDI, TMS, TDO, TCK and TRST on future revisions. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

Synchronous Truth Table<sup>(1)</sup>

CEN	R/W	CE1, CE2 <sup>(5)</sup>	<b>ADV</b> /Ū	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	ا ـ	Valid	External	X	LOAD WRITE	D <sup>(7)</sup>
L	Н	L	L	Х	External	Х	LOAD READ	Q <sup>(7)</sup>
L	Х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sup>(7)</sup>
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	Х	Н	L	Х	Х	Х	DESELECT or STOP <sup>(3)</sup>	HIZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HIZ
Н	Х	Х	Х	Х	Х	Х	SUSPEND <sup>(4)</sup>	Previous Value

NOTES: 5298 tbl 08

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When  $ADV/\overline{LD}$  signal is sampled high, the internal burst counter is incremented. The  $R/\overline{W}$  signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the  $R/\overline{W}$  signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
- 4. When  $\overline{\text{CEN}}$  is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Osremains unchanged.
- 5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $\overline{CE}_2 = H$  on these chip enable pins. The chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z during device power-up.
- 7. Q data read from the device, D data written to the device.

#### Partial Truth Table for Writes<sup>(1)</sup>

OPERATION	<b>R</b> /₩	BW 1	BW 2	BW 3 <sup>(3)</sup>	BW 4 <sup>(3)</sup>
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) <sup>(2)</sup>	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) <sup>(2)</sup>	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3) <sup>(2,3)</sup>	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) <sup>(2,3)</sup>	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

NOTES: 5298 tbl 09

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.
- 3. N/A for x18 configuration.

# Interleaved Burst Sequence Table (LBO=VDD)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.


#### **Linear Burst Sequence Table (LBO=Vss)**

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

NOTE:

5298 tbl 11

# Functional Timing Diagram<sup>(1)</sup>



NOTES:

5298 drw 03

- 1. This assumes  $\overline{CEN}$ ,  $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{CE}_2$  are all true.
- 2. All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

<sup>1.</sup> Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

# **Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles**<sup>(2)</sup>

Cycle	Address	R/₩	ADV/LD	Œ1 <sup>(1)</sup>	CEN	≅Wx	ŌĒ	I/O	Comments
n	A <sub>0</sub>	Н	L	L	L	Х	Х	D1	Load read
n+1	Х	Х	Н	Х	L	Х	L	Q0	Burst read
n+2	<b>A</b> 1	Н	L	L	L	Х	L	Q0+1	Load read
n+3	Х	Х	L	Н	L	Х	L	Q1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	Х	Z	NOOP
n+5	<b>A</b> 2	Н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	L	Q2	Burst read
n+7	Х	Х	L	Н	L	Х	L	Q2+1	Deselect or STOP
n+8	Аз	L	L	L	L	L	Х	Z	Load write
n+9	Х	Х	Н	Х	L	L	Х	D3	Burst write
n+10	A4	L	L	L	L	L	Χ	D3+1	Load write
n+11	Х	Х	L	Н	L	Х	Х	D4	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Χ	Z	NOOP
n+13	<b>A</b> 5	L	L	L	L	L	Х	Z	Load write
n+14	<b>A</b> 6	Н	L	L	L	Х	Х	D5	Load read
n+15	<b>A</b> 7	L	L	L	L	L	L	Q6	Load write
n+16	Х	Х	Н	Х	L	L	Х	D7	Burst write
n+17	<b>A</b> 8	Н	L	L	L	Х	Χ	D7+1	Load read
n+18	Х	Х	Н	Х	L	Х	L	Q8	Burst read
n+19	<b>A</b> 9	L	L	L	L	L	L	Q8+1	Load write

#### INTES:

1.  $\overline{\text{CE}}_2$  timing transition is identical to  $\overline{\text{CE}}_1$  signal. CE2 timing transition is identical but inverted to the  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  signals.

2. H = High; L = Low; X = Don't Care; Z = High Impedence.

#### Read Operation(1)

Cycle	Address	<b>R/</b> ₩	<b>ADV</b> /Ū	CE 1 <sup>(2)</sup>	CEN	≅Wx	Œ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Χ	Х	Χ	Χ	Χ	L	Q0	Contents of Address Ao Read Out

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

5298 tbl 13

2.  $\overline{\text{CE}}_2$  timing transition is identical to  $\overline{\text{CE}}_1$  signal.  $\overline{\text{CE}}_2$  timing transition is identical but inverted to the  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  signals.

# **Burst Read Operation**(1)

Cycle	Address	R/₩	adv/īd	CE 1 <sup>(2)</sup>	CEN	≅Wx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Χ	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	Х	L	Q0	Address Ao Read Out, Inc. Count
n+2	Х	Х	Н	Х	L	Х	L	Q0+1	Address A <sub>0+1</sub> Read Out, Inc. Count
n+3	Х	Х	Н	Χ	L	Χ	L	Q0+2	Address A <sub>0+2</sub> Read Out, Inc. Count
n+4	Х	Х	Н	Х	L	Х	L	Q0+3	Address A <sub>0+3</sub> Read Out, Load A <sub>1</sub>
n+5	<b>A</b> 1	Н	L	L	L	Х	L	Q0	Address Ao Read Out, Inc. Count
n+6	Х	Х	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count
n+7	<b>A</b> 2	Н	L	L	L	Х	L	Q1+1	Address A1+1 Read Out, Load A2

NOTES:

5298 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2.  $\overline{\text{CE}}_2$  timing transition is identical to  $\overline{\text{CE}}_1$  signal.  $\overline{\text{CE}}_2$  timing transition is identical but inverted to the  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  signals.

# Write Operation<sup>(1)</sup>

Cycle	Address	<b>R/</b> ₩	<b>ADV</b> /ŪD	CE 1 <sup>(2)</sup>	CEN	≅Wx	Œ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Do	Write to Address Ao

NOTES:

5298 tbl 15

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal.  $\overline{CE}_2$  timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

### **Burst Write Operation**(1)

Cycle	Address	R/₩	adv/īd	Œ1 <sup>(2)</sup>	CEN	≅₩x	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+2	Х	Х	Н	Х	L	L	Х	D0+1	Address A <sub>0+1</sub> Write, Inc. Count
n+3	Х	Х	Н	Х	L	L	Х	D0+2	Address A <sub>0+2</sub> Write, Inc. Count
n+4	Х	Х	Н	Х	L	L	Х	D0+3	Address A <sub>0+3</sub> Write, Load A <sub>1</sub>
n+5	<b>A</b> 1	L	L	L	L	L	Х	Do	Address Ao Write, Inc. Count
n+6	Х	Х	Н	Х	L	L	Х	D1	Address A1 Write, Inc. Count
n+7	<b>A</b> 2	L	L	L	L	L	Х	D1+1	Address A1+1 Write, Load A2

NOTES:

- 1.  $\underline{H}$  = High; L = Low; X = Don't Care;  $\underline{Z}$  = High Impedance.
- 2.  $\overline{\text{CE}}_2$  timing transition is identical to  $\overline{\text{CE}}_1$  signal.  $\overline{\text{CE}}_2$  timing transition is identical but inverted to the  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  signals.

#### Read Operation with Clock Enable Used(1)

Cycle	Address	R/W	ADV/LD	CE 1 <sup>(2)</sup>	CEN	≅Wx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	AddressAo and Control meet setup
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored
n+2	<b>A</b> 1	Н	L	L	L	Χ	L	Q0	Address Ao Read out, Load A1
n+3	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Qo is on the bus.
n+4	Х	Х	Х	Х	Н	Χ	L	Q <sub>0</sub>	Clock Ignored. Data Qo is on the bus.
n+5	<b>A</b> 2	Н	L	L	L	Х	L	Q1	Address A1 Read out, Load A2
n+6	Аз	Н	L	L	L	Χ	L	Q2	Address A <sub>2</sub> Read out, Load A <sub>3</sub>
n+7	<b>A</b> 4	Н	L	L	L	Χ	L	Q3	Address A <sub>3</sub> Read out, Load A <sub>4</sub>

5298 tbl 17

- H = High; L = Low; X = Don't Care; Z = High Impedance.
   \overline{CE}\_2 timing transition is identical to \overline{CE}\_1 signal. CE\_2 timing transition is identical but inverted to the \overline{CE}\_1 and \overline{CE}\_2 signals.

#### Write Operation with Clock Enable Used<sup>(1)</sup>

Cycle	Address	<b>R/</b> ₩	adv/\tag{LD}	CE 1 <sup>(2)</sup>	CEN	≅Wx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address Ao and Control meet setup.
n+1	Х	Х	Х	Χ	Н	Χ	Х	Х	Clock n+1 Ignored.
n+2	<b>A</b> 1	L	L	L	L	L	Х	Do	Write data Do, Load A1.
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	<b>A</b> 2	L	L	L	L	L	Х	D1	Write Data D1, Load A2
n+6	Аз	L	L	L	L	L	Х	D2	Write Data D2, Load A3
n+7	<b>A</b> 4	L	L	L	L	L	Х	<b>D</b> 3	Write Data D3, Load A4

#### NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal.  $\overline{CE}_2$  timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

# Read Operation with Chip Enable Used<sup>(1)</sup>

Cycle	Address	R/W	<b>ADV</b> /LD	CE 1 <sup>(2)</sup>	CEN	≅Wx	Œ	I/O <sup>(3)</sup>	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+2	Ao	Н	٦	L	L	Х	Х	Z	Address Ao and Control meet setup.
n+3	Х	Х	L	Н	L	Х	L	Q0	Address Ao read out, Deselected.
n+4	<b>A</b> 1	Н	L	L	L	Х	Х	Z	Address A1 and Control meet setup.
n+5	Х	Х	L	Н	L	Х	L	Q1	Address A <sub>1</sub> read out, Deselected.
n+6	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+7	<b>A</b> 2	Н	L	L	L	Х	Х	Z	Address A <sub>2</sub> and Control meet setup.
n+8	Х	Х	L	Н	L	Х	L	Q2	Address A2 read out, Deselected.
n+9	Х	Х	L	Н	L	Χ	Х	Z	Deselected.

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2.  $\overline{\text{CE}}_2$  timing transition is identical to  $\overline{\text{CE}}_1$  signal.  $\overline{\text{CE}}_2$  timing transition is identical but inverted to the  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  signals.
- 3. Device outputs are ensured to be in High-Z during device power-up.

# Write Operation with Chip Enable Used<sup>(1)</sup>

Cycle	Address	R/₩	<b>ADV</b> /LD	CE(2)	CEN	≅Wx	ŌĒ	I/O	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+2	<b>A</b> 0	L	L	L	L	ا ـ	Х	Z	Address Ao and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Do	Data Do Write In, Deselected.
n+4	<b>A</b> 1	L	L	L	L	١	Х	Z	Address A1 and Control meet setup
n+5	Х	Х	L	Н	L	Х	Х	D1	Data D1 Write In, Deselected.
n+6	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+7	<b>A</b> 2	L	L	L	L		Х	Z	Address A <sub>2</sub> and Control meet setup
n+8	Х	Х	L	Н	L	Х	Х	D2	Data D <sub>2</sub> Write In, Deselected.
n+9	Х	Х	L	Н	L	Х	Х	Z	Deselected.

NOTES: 5298 tbl 20

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $\overline{CE}_2 = H$ .  $\overline{CE}_3 = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $\overline{CE}_3 = H$ .

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V±5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current	VDD = Max., VIN = 0V to VDD	_	5	μA
Iu	LBO Input Leakage Current <sup>(1)</sup>	VDD = Max., VIN = 0V to VDD		30	μA
ILO	Output Leakage Current	Vout = 0V to Vcc	_	5	μΑ
Vol	Output Low Voltage	lol = +8mA, Vdd = Min.	_	0.4	V
Voh	Output High Voltage	Iон = -8mA, Vdd = Min.	2.4	_	V

NOTE:

5298 tbl 21

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> (VDD = 3.3V±5%)

p	inpolatare and capply tollage italige				(100 01011070)					
Complete	Parameter	Took Couditions	7.5ns		8ns		8.5ns		Unia	
Symbol		Test Conditions	Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit	
<b>I</b> DD	Operating Power Supply Current		275	295	250	60	225	60	mA	
<b>I</b> SB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $ \label{eq:VDD} \mbox{Vdd} = \mbox{Max., Vin} \geq \mbox{Vhd or} \leq \mbox{VLD,} \\ \mbox{f} = 0^{(2,3)} $	40	60	40	60	40	60	mA	
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $ \label{eq:def_Device} V \text{DD} = \text{Max., VIn} \geq \text{VHD or} \leq \text{VLD,} \\ f = \text{fmax}^{(2,3)} $	105	125	100	120	95	115	mA	
ISB3	ldle Power Supply Current		40	60	40	60	40	60	mA	
lzz	Full Sleep Mode Supply Current		40	60	40	60	40	60	mA	

#### NOTES:

- All values are maximum guaranteed values.
- 2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcvc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ -0.2V, VLD = 0.2V. For other inputs VHD = VDD -0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

#### **AC Test Conditions**

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1

5298 tbl 23

<sup>1.</sup> The LBO pin will be internally pulled to Vod if it is not actively driven in the application and the ZZ pin will be internally pulled to Vsd if not actively driven.

#### **AC Electrical Characteristics**


(VDD = 3.3V±5%, Commercial and Industrial Temperature Ranges)

		7.5ns		8ns		8.5ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	10		10.5	_	11	<u> </u>	ns
tCH <sup>(1)</sup>	Clock High Pulse Width	2.5		2.7		3.0		ns
tcL <sup>(1)</sup>	Clock Low Pulse Width	2.5		2.7		3.0		
		2.5		Z. I		3.0		ns
Output Par	Clock High to Valid Data	Ι	7.5		8		8.5	ns
tcdc	Clock High to Data Change	2	7.5	2		2	0.0	ns
tCLZ <sup>(2,3,4)</sup>	Clock High to Output Active	3		3		3		ns
	· ·	3		3		3		
tCHZ <sup>(2, 3,4)</sup>	Clock High to Data High-Z		5		5		5	ns
toe (0.0)	Output Enable Access Time		5		5		5	ns
tolz <sup>(2,3)</sup>	Output Enable Low to Data Active	0		0		0		ns
tohz <sup>(2,3)</sup>	Output Enable High to Data High-Z		5		5		5	ns
Set Up Tim	es	•						
tse	Clock Enable Setup Time	2.0		2.0		2.0		ns
tsa	Address Setup Time	2.0	_	2.0	_	2.0		ns
tsd	Data In Setup Time	2.0		2.0	_	2.0		ns
tsw	Read/Write (R/ $\overline{W}$ ) Setup Time	2.0		2.0	_	2.0		ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0	_	2.0	_	2.0		ns
tsc	Chip Enable/Select Setup Time	2.0		2.0		2.0		ns
tsb	Byte Write Enable (BWx) Setup Time	2.0		2.0		2.0		ns
Hold Times	S							
<b>t</b> HE	Clock Enable Hold Time	0.5		0.5		0.5		ns
<b>t</b> ha	Address Hold Time	0.5		0.5	_	0.5		ns
thd	Data In Hold Time	0.5	_	0.5	_	0.5		ns
thw	Read/Write (R/W) Hold Time	0.5	_	0.5	_	0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5		0.5		ns
<b>t</b> HC	Chip Enable/Select Hold Time	0.5		0.5	_	0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.5	_	0.5	_	0.5	_	ns

#### NOTES:


- 1. Measured as HIGH above 0.6Vppq and LOW below 0.4Vppq.
- 2. Transition is measured ±200mV from steady-state.
- 3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 4. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

# Timing Waveform of Read Cycle<sup>(1,2,3,4)</sup>



- Q(A1) represents the first output from the external address A₁. Q(A2) represents the first output from the external address A₂. Q (A2-₁) represents the next output data in the burst sequence of the base address A₂, etc. where address bits A₀ and A₁ are advancing for the four word burst in the sequence defined by the state of the LBO input.
   CE₂ timing transitions are identical but inverted to the CE₁ and CE₂ signals. For example, when CE₁ and CE₂ are LOW on this waveform, CE₂ is HIGH.
   Suzust ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
   RWIN is don't crae when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.

# Timing Waveform of Write Cycles<sup>(1,2,3,4,5)</sup>



- 1. D (At) represents the first input to the external address At. D (Az.\*) represents the next input to the external address At. D (Az.\*) represents the next input data in the burst sequence of the base address Az, etc., where address bits Ao and At are advancing for the four word burst in the sequence defined by the state of the LBO input.


  2. CEz timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

  3. Burst ends when new address and control are loaded into the SRAM by sampling ADVILD LOW.

  4. RWIs and the ment he SRAM is bursting (ADVILD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.


  5. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

# Timing Waveform of Combined Read and Write Cycles<sup>(1,2,3)</sup>




- Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
   CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
   Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

# **Timing Waveform of CEN Operation**(1,2,3,4)




- Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
   CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE2 are LOW on this waveform, CE2 is HIGH.
   GEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
   Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.


# Timing Waveform of $\overline{\text{CS}}$ Operation<sup>(1,2,3,4)</sup>




- 1.  $Q(A_1)$  represents the first output from the external address  $A_1$ .  $D(A_3)$  represents the input data to the SRAM corresponding to address  $A_3$  etc. 2. CE2 timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform,  $\overline{CE}_2$  is HIGH.
- 3. When either one of the Chip enables (CE1, CE2, CE2) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the
- deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.
  4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.


### 100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline







#### 119 Ball Grid Array (BGA) Package Diagram Outline






#### 165 Ball Grid Array (fBGA) Package Diagram Outline





### **Alliance Part numbering system**



### **Ordering Information**

Alliance	Organization	VCC Range	Operating Temp	Package	Speed
AS8C803625A	256K x 36	3.1 - 3.4V	Comercial 0 - 70C	100 pin TQFP	7.5 ns
AS8C801825A	512K x 18	3.1 - 3.4V	Comercial 0 - 70C	100 pin TQFP	7.5 ns