# transphorm

# **TP65H035WS**

# 650V Cascode GaN FET in TO-247 (source tab)

## Not Recommended for New Design See <u>TP65H035G4WS</u> for Replacement

# Description

The TP65H035WS 650V,  $35m\Omega$  Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.


#### **Related Literature**


- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- AN0010: Paralleling GaN FETs

# **Ordering Information**

Part Number	Package	Package Configuration
TP65H035WS	3 lead TO-247	Source







**Cascode Schematic Symbol** 

**Cascode Device Structure** 

## Features

- JEDEC qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

#### **Benefits**

- Improves efficiency/operation frequencies over Si
- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

## Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

## **Key Specifications**

V <sub>DSS</sub> (V)	650
V <sub>DSS(TR)</sub> (V)	800
$R_{DS(on)eff}(m\Omega)$ max*	41
Q <sub>RR</sub> (nC) typ	178
Q <sub>G</sub> (nC) typ	24

\* Dynamic on-resistance; see Figures 17 and 18

# **Common Topology Power Recommendations**

CCM bridgeless totem-pole*	3770W max			
Hard-switched inverter**	4600W max			

Conditions:  $F_{SW}$ =45kHz; TJ=115°C; T<sub>HEATSINK</sub>=90°C; insulator between device and heatsink (6 mil Sil-Pad® K-10); power de-rates at lower voltages with constant current

\* VIN=230VAC: VOUT=390VDC

\*\* VIN=380VDC; VOUT=240VAC

# Absolute Maximum Ratings (Tc=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -5	55°C to 150°C)	650	
V <sub>DSS(TR)</sub>	Transient drain to source volta	ge <sup>a</sup>	800	V
V <sub>GSS</sub>	Gate to source voltage		±20	
P <sub>D</sub>	Maximum power dissipation @	Tc=25°C	156	W
1	Continuous drain current @Tc=	=25°C♭	46.5	А
ID	Continuous drain current @Tc=	Continuous drain current @Tc=100°C b		А
I <sub>DM</sub>	Pulsed drain current (pulse width: 10µs)		240	А
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive °		1800	A/µs
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient	Reverse diode di/dt, transient d		A/µs
Tc	Operating temperature	Operating temperature Case Junction		°C
Tر				°C
Ts	Storage temperature		-55 to +150	°C
T <sub>SOLD</sub>	Soldering peak temperature <sup>e</sup>		260	°C
-	Mounting Torque		80	N cm

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration <1µs

b. For increased stability at high current operation, see Circuit Implementation on page 3

c. Continuous switching operation


d.  $\leq$ 300 pulses per second for a total duration  $\leq$ 20 minutes

e. For 10 sec., 1.6mm from the case

# **Thermal Resistance**

Symbol	Parameter	Maximum	Unit
R <sub>0JC</sub>	Junction-to-case	0.8	°C/W
R <sub>OJA</sub>	Junction-to-ambient	40	°C/W

# **Circuit Implementation**



Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (OV, 12V) with  $R_G = 30\Omega$ 

Required DC Link RC Snubber (RC <sub>DCL</sub> ) <sup>a</sup>	Recommended Switching Node RC Snubber ( $RC_{SN}$ ) <sup>b, c</sup>
[10nF + 8Ω] x 2	200pF + 5Ω
Notoc	

Notes:

a. RC<sub>DCL</sub> should be placed as close as possible to the drain pin

b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)

c.  $\ensuremath{\mathsf{I}_{\mathsf{RDM}}}$  values can be increased by increasing  $R_G$  and  $C_{\text{SN}}$ 

Layout Recommendations: (See also <u>AN0009</u>) Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop:

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

# **TP65H035WS**

# Electrical Parameters (T\_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward D	evice Characteristics	1	1	1	1		
V <sub>DSS(BL)</sub>	Drain-source voltage	650	-	-	V	V <sub>GS</sub> =0V	
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	3.3	4	4.8	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =1mA	
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-6.5	-	mV/°C		
R <sub>DS(on)eff</sub>	Drain-source on-resistance <sup>a</sup>	_	35	41	mΩ	$V_{GS}$ =10V, $I_{D}$ =30A	
RDS(on)eff		_	72	-	11152	V <sub>GS</sub> =10V, I <sub>D</sub> =30A, T <sub>J</sub> =150°C	
I <sub>DSS</sub>	Drain-to-source leakage current	_	2.5	25	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V	
IDSS		_	15	-	μΑ	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
	Gate-to-source forward leakage current	_	-	400		V <sub>GS</sub> =20V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	_	_	-400	nA	V <sub>GS</sub> =-20V	
CISS	Input capacitance	_	1500	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	190	-			
C <sub>RSS</sub>	Reverse transfer capacitance	_	10	-	-		
C <sub>O(er)</sub>	Output capacitance, energy related <sup>b</sup>	_	290	-	- F	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
$C_{O(tr)}$	Output capacitance, time related °	_	440	-	pF		
$Q_{G}$	Total gate charge	_	24	36			
Q <sub>GS</sub>	Gate-source charge	_	10	-	nC	$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_D$ =32A	
$\mathbf{Q}_{GD}$	Gate-drain charge	_	6	-	-		
Q <sub>oss</sub>	Output charge	_	178	-	nC	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	_	69	-			
t <sub>R</sub>	Rise time	_	13.5	-	ne	$V_{DS}=400V, V_{GS}=0V \text{ to } 12V, \\ I_{D}=32A, R_{G}=30\Omega$	
$t_{D(off)}$	Turn-off delay	_	98.5	-	ns		
t <sub>F</sub>	Fall time	_	11.5	_	]		

Notes:

a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as  $V_{\text{DS}}$  rises from 0V to 400V

c. Equivalent capacitance to give same charging time as  $V_{\text{DS}}$  rises from OV to 400V

# **TP65H035WS**

# Electrical Parameters (T\_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Dev	ice Characteristics			•		
Is	Reverse current	_	_	29.5	A	$V_{GS}$ =0V, T <sub>C</sub> =100°C ≤20% duty cycle
M	2	_	1.8	-		V <sub>GS</sub> =0V, I <sub>S</sub> =32A
$V_{SD}$	Reverse voltage <sup>a</sup>	_	1.3	-	V	V <sub>GS</sub> =0V, I <sub>S</sub> =15A
t <sub>RR</sub>	Reverse recovery time	_	65	-	ns	I <sub>S</sub> =30A, V <sub>DD</sub> =400V, di/dt=1000A/μs
Q <sub>RR</sub>	Reverse recovery charge	_	178	-	nC	
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive b	_	_	1800	A/µs	
IRDMC1	Reverse diode switching current, repeti- tive (dc) <sup>c, e</sup>	_	_	28	A	Circuit implementation and parameters on page 3
I <sub>RDMC2</sub>	Reverse diode switching current, repeti- tive (ac) <sup>c, e</sup>	_	_	35	A	Circuit implementation and parameters on page 3
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient d	_	_	3800	A/µs	
I <sub>RDMT</sub>	Reverse diode switching current, transient d,e	_	_	45	A	Circuit implementation and parameters on page 3

Notes:


a. Includes dynamic  $R_{DS(on)}$  effect

b. Continuous switching operation

c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency

d.  $\leq$  300 pulses per second for a total duration  $\leq$  20 minutes

e.  $I_{\text{RDM}}$  values can be increased by increasing  $R_{G}$  and  $C_{\text{SN}}$  on page 3











Figure 1. Typical Output Characteristics T\_J=25  $^{\circ}$ C Parameter: V\_{GS}














# Typical Characteristics (Tc=25 $^{\circ}$ C unless otherwise stated)




Figure 5. Typical Capacitance V<sub>GS</sub>=OV, f=1MHz






Figure 6. Typical Coss Stored Energy









Figure 8. Forward Characteristics of Rev. Diode  $I_{S}{=}f(V_{SD}), \ parameter; \ T_{J}$ 






Figure 9. Power Dissipation




Figure 10. Current Derating Pulse width  $\leq$  10µs, V\_{GS}  $\geq$  10V





Figure 11. Safe Operating Area  $T_c=25$  °C





# **Test Circuits and Waveforms**




Figure 13. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Diode Characteristics Test Circuit




Figure 14. Switching Time Waveform





Figure 16. Diode Recovery Waveform








Figure 17. Dynamic RDS(on)eff Test Circuit

# **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

#### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

## **GaN Design Resources**

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

## Mechanical

# 3 Lead TO-247 Package

