

TP80C31BH-1

CHMOS Single-Chip 8-BIT Microcontroller

The Intel 87C51/80C51BH/80C31BH is a single-chip control-oriented microcontroller which is fabricated on Intel's reliable CHMOS III-E technology. Being a member of the MCS[®] 51 controller family, the 87C51/80C51BH/80C31BH uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS 51 controller family of products.

The 80C51BHP is identical to the 80C51BH. When ordering the 80C51BHP, customers must submit the 64 byte encryption table together with the ROM code. Lock bit 1 will be set to enable the internal ROM code protection and at the same time allows code verification.

The extremely low operating power, along with the two reduced power modes, Idle and Power Down, make this part very suitable for low power applications. The Idle mode freezes the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power Down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

For the remainder of this document, the 87C51, 80C51BH, and 80C31BH will be referred to as the 87C51/BH, unless information applies to a specific device.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

© 2019 Rochester Electronics, LLC. All Rights Reserved 12112019

Table 5

inta 87C51/80C51BH/80C31BH CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER

Commercial/Express

87C51/80C51BH/80C51BHP/80C31BH *See Table 1 for Proliferation Options

- High Performance CHMOS EPROM
- 24 MHz Operation
- Improved Quick-Pulse Programming Algorithm
- 3-Level Program Memory Lock
- **Boolean Processor**
- 128-Byte Data RAM
- 32 Programmable I/O Lines
- Two 16-Bit Timer/Counters
- **Extended Temperature Range** (-40°C to +85°C)

- 5 Interrupt Sources
- **Programmable Serial Port**
- TTL- and CMOS-Compatible Logic Levels
- 64K External Program Memory Space
- 64K External Data Memory Space
- **ONCE Mode Facilitates System Testing** .
- Power Control Modes
 - Idle
 - Power Down

MEMORY ORGANIZATION

PROGRAM MEMORY: Up to 4 Kbytes of the program memory can reside on-chip (except 80C31BH). In addition the device can address up to 64K of program memory external to the chip.

DATA MEMORY: This microcontroller has a 128 x 8 on-chip RAM. In addition it can address up to 64 Kbytes of external data memory.

The Intel 87C51/80C51BH/80C31BH is a single-chip control-oriented microcontroller which is fabricated on Intel's reliable CHMOS III-E technology. Being a member of the MCS® 51 controller family, the 87C51/80C51BH/80C31BH uses the same powerful instruction set, has the same architecture, and is pin-forpin compatible with the existing MCS 51 controller family of products.

The 80C51BHP is identical to the 80C51BH. When ordering the 80C51BHP, customers must submit the 64 byte encryption table together with the ROM code. Lock bit 1 will be set to enable the internal ROM code protection and at the same time allows code verification.

The extremely low operating power, along with the two reduced power modes, Idle and Power Down, make this part very suitable for low power applications. The Idle mode freezes the CPU while allowing the RAM, timer/counters, serial port and interrupt system to continue functioning. The Power Down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

For the remainder of this document, the 87C51, 80C51BH, and 80C31BH will be referred to as the 87C51/BH, unless information applies to a specific device.

*Other brands and names are the property of their respective owners. Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata. COPYRIGHT[©] INTEL CORPORATION, 2004 July 2004 Order Number: 272335-00 Order Number: 272335-004



Table 1. Proliferation Options									
	*Standard	-1	-2	-24					
80C31BH	Х	Х	Х	Х					
80C51BH	Х	X	Х	Х					
80C51BHP	Х	X	Х	Х					
87C51	Х	X	Х	Х					

NOTES:




Figure 1.87C51/BH Block Diagram

PRELIMINARY

87C51/80C51BH/80C31BH

PROCESS INFORMATION

The 87C51-B H is manufactured on the CHMOS III-E process. Additional process and reliability information is available in the Intel[®] *Quality System Handbook*.

PACKAGES	
Part	Package Type
87C51-BH	40-Pin Plastic DIP (OTP)
	40-Pin CERDIP (EPROM)
	44-Pin PLCC (OTP)
	44-Pin QFP (OTP)




Figure 2. Pin Connections

PRELIMINARY

PIN DESCRIPTION

 V_{CC} : Supply voltage during normal, Idle and Power Down operations.

V_{SS}: Circuit ground.

Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink several LS TTL inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external memory. In this application it uses strong internal pullups when emitting 1's.

Port 0 also receives the code bytes during EPROM programming, and outputs the code bytes during program verification. External pullups are required during program verification.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can drive LS TTL inputs. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current ($I_{\rm IL}$, on the data sheet) because of the internal pullugues.

Port 1 also receives the low-order address bytes during EPROM programming and program verification.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the internal pullugues.

Port 2 emits the high-order address byte during fetches from external Program memory and during accesses to external Data Memory that use 16-bit address (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's.

During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.



Port 2 also receives some control signals and the high-order address bits during EPROM programming and program verification.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can drive LS TTL inputs. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current (I_{IL} , on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:

Pin	Name	Alternate Function
P3.0	RXD	Serial input line
P3.1	TXD	Serial output line
P3.2	INTO	External Interrupt 0
P3.3	INT1	External Interrupt 1
P3.4	Т0	Timer 0 external input
P3.5	T1	Timer 1 external input
P3.6	WR	External Data Memory Write strobe
P3.7	RD	External Data Memory Read strobe

Port 3 also receives some control signals for EPROM programming and program verification.

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum V_{IH1} voltage is applied whether the oscillator is running or not. An internal pull-down resistor permits a power-on reset with only a capacitor connected to V_{CC} .

ALE/**PROG** : Address Latch Enable output signal for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during EPROM programming for the 87C51.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With this bit set, the pin is weakly pulled high. However, the ALE disable feature will be suspended during a MOVX or MOVC instruction, idle mode, power down mode and ICE mode. The ALE disable feature will be terminated by reset. When the ALE disable feature is suspended or terminated, the ALE pin will no longer be pulled up weakly. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

Preliminary

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

PSEN: Program Store Enable is the Read strobe to External Program Memory. When the 87C51/BH is executing from Internal Program Memory, PSEN is inactive (high). When the device is executing code from External Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to External Data Memory.

 \overline{EA}/V_{PP} : External Access enable. \overline{EA} must be strapped to V_{SS} in order to enable the 87C51/BH to fetch code from External Program Memory locations starting at 0000H up to FFFFH. Note, however, that if either of the Lock Bits is programmed, the logic level at \overline{EA} is internally latched during reset.

 $\overline{\text{EA}}$ must be strapped to V_{CC} for internal program execution.

This pin also receives the programming supply voltage (V_{PP}) during EPROM programming.

XTAL1 : Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.




Figure 3. Using the On-Chip Oscillator

87C51/80C51BH/80C31BH

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3.

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the V_{IL} and V_{IH} specifications the capacitance will not exceed 20 pF.




Figure 4. External Clock Drive

IDLE MODE

In Idle Mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the Special Functions Registers remain unchanged during this mode. The Idle Mode can be terminated by any enabled interrupt or by a hardware reset.

It should be noted that when Idle is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

POWER DOWN MODE

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is transmitted.

On the 87C51/BH either a hardware reset or an external interrupt can cause an exit from Power Down. Reset redefines all the SFR's but does not change



the on-chip RAM. An external interrupt allows both the SFRs and on-chip RAM to retain their values.

To properly terminate Power Down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level, and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RET1 will be the one following the instruction that put the device into Power Down.

DESIGN CONSIDERATIONS

- Exposure to light when the device is in operation may cause logic errors. For this reason, it is suggested that an opaque label be placed over the window when the die is exposed to ambient light.
- The 87C51/BH now have some additional features. The features are: asynchronous port reset, 4 interrupt priority levels, power off flag, ALE disable, serial port automatic address recognition, serial port framing error detection, 64-byte encryption array, and 3 program lock bits. These features cannot be used with the older versions of 80C51BH/80C31BH. The newer version of 80C51BH/80C31BH will have change identifier "A" appended to the lot number.

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

Table 2. Status of the External Pins during Idle and Power Down

87C51/80C51BH/80C31BH

ONCE MODE

The ONCE (``On-CircuitEmulation") mode facilitates testing and debugging of systems using the 87C51/BH without the 87C51/BH having to be removed from the circuit. The ONCE mode is invoked by:

- 1. Pull ALE low while the device is in reset and $\overrightarrow{\text{PSEN}}$ is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE mode, the Port 0 pins float, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 87C51/BH is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

87C51/BH EXPRESS

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS-51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial temperature.

The EXPRESS program includes the commercial standard temperature range with burn-in and an extended temperature range with or without burn-in.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0° C to 70° C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic for a minimum time of 160 hours at 125°C with V_{CC} = 6.9V \pm 0.25V, following guidelines in MIL-STD-883, Method 1015.

PRELIMINARY



ABSOLUTE MAXIMUM RATINGS:

Ambient Temperature Under Bias	-40°C to +85°C
Storage Temperature	- 65° C to +150°C
Voltage on \overline{EA}/V_{PP} Pin to V_{SS}	0V to +13.0V
Voltage on Any Other Pin to $V_{SS\ldots\ldots}$	0.5V to +6.5V
Maximum I _{OL} per I/O Pin	15mA
Power Dissipation	1.5W
(Based on package heat transfer linvice power consumption.)	nitations, not de-

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the ``Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the ``Operating Conditions" is not recommended and extended exposure beyond the ``Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Мах	Unit
T _A	Ambient Temperature Under Bias Commercial Express-40	0	+70 +85	Ĵ, Ĵ
V _{CC}	Supply Voltage	4.5	5.5	V
fosc	Oscillator Frequency 87C51/BH 87C51-1/BH-1 87C51-2/BH-2 87C51-24/BH-24	3.5 3.5 0.5 3.5	12 16 12 24	MHz

DC CHARACTERISTICS (Over Operating Conditions)

All parameter values apply to all devices unless otherwise indicated.

Symbol	Parameter	Min	Typ (1)	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage Commercial Express	-0.5 -0.5		0.2 V _{CC} - 0.1 0.2 V _{CC} - 0.15	v v	
V _{IL1}	Input Low Voltage EA Commercial Express	0 -0.5		0.2 V _{CC} -0.3 0.2 V _{CC} -0.35	v	
V _{IH}	Input High Voltage (Except XTAL1, RST) Commercial Express	0.2 V _{CC} + 0.9 0.2 V _{CC} + 1		V _{CC} +0.5 V _{CC} +0.5	V V	
V _{IH1}	Input High Voltage (XTAL1, RST) Commercial Express	0.7 V _{CC} 0.7 V _{CC} +0.1		V _{CC} +0.5 V _{CC} +0.5	v v	
V _{OL}	Output Low Voltage ⁽⁶⁾ (Ports 1, 2, 3)			0.3 0.45	V V	$I_{OL} = 100 \text{ mA}(2)$ $I_{OL} = 1.6 \text{ mA}(2)$
				1.0	V	$I_{OL} = 3.5 \text{mA}^{(2)}$

87C51/80C51BH/80C31BH

Symbol	Parameter	Min	Typ (1)	Max	Unit	Test Conditions
V _{OL1}	Output Low Voltage ⁽⁶⁾			0.3	V	$I_{OL} = 200 \ \mu A^{(2)}$
	(Port 0, ALE, PSEN)			0.45	V	$I_{OL} = 3.2 \text{ mA}^{(2)}$
				1.0	V	$I_{OL} = 7.0 \text{ mA}^{(2)}$
V _{OH}	Output High Voltage	$V_{CC} - 0.3$			V	$I_{OH} = -10 \ \mu A^{(3)}$
	(Ports 1, 2, 3, ALE, PSEN)	$V_{CC} - 0.7$			V	$I_{OH} = -30 \ \mu A^{(3)}$
		V _{CC} - 1.5			V	$I_{OH} = -60 \ \mu A^{(3)}$
V _{OH1}	Output High Voltage	$V_{CC} - 0.3$			V	$I_{OH} = -200 \ \mu A^{(3)}$
	(Port 0 in External Bus Mode)	$V_{CC} - 0.7$			V	$I_{OH} = -3.2 \text{ mA}(3)$
		V _{CC} - 1.5			V	$I_{OH} = -7.0 \text{ mA}(3)$
IIL	Logical 0 Input Current					$V_{IN} = 0.45V$
	(Ports 1, 2, 3) Commercial Express			-50 -75	μΑ μΑ	
ILI	Input Leakage Current (Port 0)			±10	μA	$0.45 < V_{\text{IN}} < V_{\text{CC}}$
Ι _{ΤL}	Logical 1-to-0 Transition Current (Ports 1, 2, 3) Commercial Express			-650 -750	μΑ μΑ	$V_{IN} = 2V$
RRST	RST Pulldown Resistor	40		225	kΩ	
C _{IO}	Pin Capacitance		10		pF	@ 1 MHz, 25°C
ICC	Power Supply Current Active Mode		44.5			(Note 4)
	@ 12 MHz (Figure 5) @ 16 MHz @ 24 MHz Idle Mode		11.5	20 26 38	mA mA mA	
	@ 12 MHz (Figure 5) @ 16 MHz @ 24 MHz		3.5	7.5 9.5 13.5	mA mA mA	
	Power Down Mode		5	50	μA	

DC CHARACTERISTICS (Over Operating Conditions) (Continued)

Table 5

87C51/80C51BH/80C31BH



NOTES:

1. "Typicals" are based on a limited number of samples taken from early manufacturing lots and are not guaranteed. The values listed are at room temp, 5V.

2. Capacitive loading on Ports 0 and 2 may cause noise pulses above 0.4V to be superimposed on the V_{OLS} of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins change from 1 to 0. In applications where capacitive loading exceeds 100 pF, the noise pulses on these signals may exceed 0.8V. It may be desirable to qualify ALE or other signals with a Schmitt Trigger, or CMOS-level input logic. 3. Capacitive loading on Ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{CC} specifi-

cation when the address bits are stabilizing. 4. See Figures 6 through 8 for I_{CC} test conditions. Minimum V_{CC} for Power Down is 2V.

5. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: $\begin{array}{l} \mbox{Maximum } I_{OL} \mbox{ per port pin:} \\ \mbox{Maximum } I_{OL} \mbox{ per 8-bit port-} \end{array}$ 10 mA Port 0: 26 mA Ports 1, 2, and 3: 15 mA $\label{eq:maximum total } \begin{array}{c} I_{OL} \text{ for all output pins:} \\ \text{If } I_{OL} \text{ exceeds the test condition, } V_{OL} \text{ may exceed the related specification.} \\ \text{Pins are not guaranteed to sink greater than the listed test conditions.} \end{array}$ 71 mA







Figure 5.87C51/BH I_{CC} vs Frequency

87C51/80C51BH/80C31BH










Figure 8. Clock Signal Waveform for $I_{CC}\, Tests$ in Active and Idle Modes TCLCH = TCHCL = 5 ns

A:Address.

D:Input data.

H:Logic level HIGH.

C:Clock.



EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a `T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

I:Instruction (program memory contents).

L:Logic level LOW, or ALE.
P:PSEN.
Q:Output data.
R:RD signal.
T:Time.
V:Valid.
W:WR signal.
X:No longer a valid logic level.
Z:Float.
For example,
TAVLL = Time from Address Valid to ALE Low.

TLLPL = Time from ALE Low to PSEN Low.

AC CHARACTERISTICS: (Over Operating Conditions; Load Capacitance for Port 0, ALE, and

 $\overline{PSEN} = 100 \text{ pF}$; Load Capacitance for All Other Outputs = 80 pF)

EXTERNAL MEMORY CHARACTERISTICS

All parameter values apply to all devices unless otherwise indicated. In this table, 87C51/BH refers to 87C51/BH, 87C51-1/BH-1 and 87C51-2/BH-2.

	Oscillator								
Symbol	Parameter	12	MHz	24	MHz	Va	riable	Units	
		Min	Max	Min	Max	Min	Max		
1/TCLCL	Oscillator Frequency 87C51/BH 87C51-1/BH-1 87C51-2/BH-2 87C51-24/BH-24					3.5 3.5 0.5 3.5	12 16 12 24	MHz MHz MHz MHz	
TLHLL	ALE Pulse Width	127		43		2TCLCL-40		ns	
TAVLL	Address Valid to ALE Low 87C51/BH 87C51-24/BH-24	43		12		TCLCL-40 TCLCL-30		ns ns	
TLLAX	Address Hold After ALE Low	53		12		TCLCL-30		ns	
TLLIV	ALE Low to Valid Instr In 87C51/BH 87C51-24/BH-24		234		91		4TCLCL-100 4TCLCL-75	ns ns	
TLLPL	ALE Low to PSEN Low	53		12		TCLCL-30		ns	
TPLPH	PSEN Pulse Width	205		80		3TCLCL-45		ns	
TPLIV	PSEN Low to Valid Instr In 87C51/BH 87C51-24/BH-24		145		35		3TCLCL-105 3TCLCL-90	ns ns	

PRELIMINARY

87C51/80C51BH/80C31BH

EXTERNAL MEMORY CHARACTERISTICS

All parameter values apply to all devices unless otherwise indicated. In this table, 87C51/BH refers to 87C51/BH, 87C51-1/BH-1 and 87C51-2/BH-2. (Continued)

		Oscillator						
Symbol	Parameter	12 MHz		24	MHz	Var	iable	Units
		Min	Max	Min	Max	Min	Max	
TPXIX	Input Instr Hold After PSEN	0		0		0		ns
TPXIZ	Input Instr Float After PSEN 87C51/BH 87C51-24/BH-24		59		21		TCLCL-25 TCLCL-20	ns ns
TAVIV	Address to Valid Instr In		312		103		5TCLCL-105	ns
TPLAZ	PSEN Low to Address Float		10		10		10	ns
TRLRH	RD Pulse Width	400		150		6TCLCL-100		ns
TWLWH	WR Pulse Width	400		150		6TCLCL-100		ns
TRLDV	RD Low to Valid Data In 87C51/BH 87C51-24/BH-24		252		113		5TCLCL-165 5TCLCL-95	ns ns
TRHDX	Data Hold After RD	0		0		0		ns
TRHDZ	Data Float After RD		107		23		2TCLCL-60	ns
TLLDV	ALE Low to Valid Data In 87C51/BH 87C51-24/BH-24		517		243		8TCLCL-150 8TCLCL-90	ns ns
TAVDV	Address to Valid Data In 87C51/BH 87C51-24/BH-24		585		285		9TCLCL-165 9TCLCL-90	ns ns
TLLWL	ALE Low to RD or WR Low	200	300	75	175	3TCLCL-50	3TCLCL+ 50	ns
TAVWL	Address to RD or WR Low 87C51/BH 87C51-24/BH-24	203		77		4TCLCL-130 4TCLCL-90		ns ns
TQVWX	Data Valid to WR Transition 87C51/BH 80C51-24/BH-24	33		12		TCLCL-50 TCLCL-30		ns ns




EXTERNAL MEMORY CHARACTERISTICS


All parameter values apply to all devices unless otherwise indicated. In this table, 87C51/BH refers to 87C51/BH, 87C51-1/BH-1 and 87C51-2/BH-2. (Continued)

			Oscillator						
Symbol	Parameter	12	MHz	24	MHz	Varia	able	Units	
		Min	Max	Min	Max	Min	Max		
TWHQX	Data Hold After WR 87C51/BH 87C51-24/BH-24	33		7		TCLCL-50 TCLCL-35		ns ns	
TQVWH	Data Valid to WR High 87C51/BH 87C51-24/BH-24	433		222		7TCLCL-150 7TCLCL-70		ns ns	
TRLAZ	RD Low to Address Float		0		0		0	ns	
TWHLH	RD or WR High to ALE High 87C51/BH 87C51-24/BH-24	43	123	12	71	TCLCL-40 TCLCL-30	TCLCL+40 TCLCL+30	ns ns	

EXTERNAL PROGRAM MEMORY READ CYCLE








PRELIMINARY

87C51/80C51BH/80C31BH

EXTERNAL DATA MEMORY WRITE CYCLE




EXTERNAL CLOCK DRIVE

All parameter values apply to all devices unless otherwise indicated. In this table, 87C51/BH refers to 87C51/BH, 87C51-1/BH-1 and 87C51-2/BH-2.

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency			
	87C51/BH	3.5	12	MHz
	87C51-1/BH-1	3.5	16	MHz
	87C51-2/BH-2	0.5	12	MHz
	87C51-24/BH-24	3.5	24	MHz
тснсх	High Time			
	87C51/BH	20		ns
	8751-24/BH-24	0.35TCLCL	0.65TCLCL	ns
TCLCX	Low Time			
	87C51/BH	20		ns
	87C51-24/BH-24	0.35TCLCL	0.65TCLCL	ns
TCLCH	Rise Time			
	87C51/BH		20	ns
	87C51-24/BH-24		10	ns
TCHCL	Fall Time			
	87C51/BH		20	ns
	87C51-24/BH-24		10	ns

EXTERNAL CLOCK DRIVE WAVEFORM




PRELIMINARY




Symbol	Parameter	12 MHz Oscillator		24 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	1.0		0.500		12TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	700		284		10TCLCL-133		ns
TXHQX	Output Data Hold After Clock Rising Edge 87C51/BH 87C51-24/BH-24	50		34		2TCLCL-117 2TCLCL-34		ns
TXHDX	Input Data Hold After Clock Rising Edge	0		0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		283		10TCLCL-133	ns

SERIAL PORT TIMING-SHIFT REGISTER MODE


SHIFT REGISTER MODE TIMING WAVEFORMS



AC TESTING INPUT, OUTPUT WAVEFORMS



FLOAT WAVEFORMS



16

Preliminary

PROGRAMMING THE 87C51

The part must be running with a 4 MHz to 6 MHz oscillator. The address of an EPROM location to be programmed is applied to address lines while the code byte to be programmed in that location is applied to data lines. Control and program signals must be held at the levels indicated in Table 4. Normally EAV PP is held at logic high until just before ALE/PROG is to be pulsed. The EA/V PP is raised to VPP, ALE/PROG is pulsed low and then EA/V PP is returned to a high (also refer to timing diagrams).

NOTE:

 Exceeding the V_{PP} maximum for any amount of time could damage the device permanently. The V_{PP} source must be well regulated and free of glitches.

87C51/80C51BH/80C31BH

DEFINITION OF TERMS

ADDRESS LINES: P1.0 \pm P1.7, P2.0 \pm P2.5, P3.4 respectively for A0 \pm A14.

DATA LINES: P0.0±P0.7 for D0±D7.

CONTROL SIGNALS: RST, PSEN, P2.6, P2.7, P3.3, P3.6, P3.7.

PROGRAM SIGNALS: ALE/PROG, EA/V PP.

				5	0					
Mode		RST	PSEN	ALE/ PROG	ĒĀ/ V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code Data		Н	L	Ъ	12.75V	L	Н	Н	Н	Н
Verify Code Data		Н	L	Н	Н	L	L	L	Н	Н
Program Encryption Array Address 0±3F		Н	L	Ţ	12.75V	L	Н	Н	L	Н
Program Lock Bits Bit 1		Н	L	T	12.75V	Н	Н	Н	Н	Н
	Bit 2	Н	L	Ъ	12.75V	Н	Н	Н	L	L
	Bit 3	Н	L	Ъ	12.75V	Н	L	Н	Н	L
Read Signature Byte		Н	L	Н	Н	L	L	L	L	L






Figure 10. Programming the EPROM

PRELIMINARY

Table 5

87C51/80C51BH/80C31BH




Figure 11. Programming Waveforms

PROGRAMMING ALGORITHM

Refer to Table 4 and Figures 10 and 11 for address, data, and control signals set up. To program the 87C51 the following sequence must be exercised.

- 1. Input the valid address on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control sig-
- nals. 4. Raise \overline{EA}/V_{PP} from V_{CC} to 12.75V ±0.25V.
- 5. Pulse ALE/PROG 5 times* for the EPROM array, and 25 times for the encryption table and the lock bits.

Repeat 1 through 5 changing the address and data for the entire array or until the end of the object file is reached.

Program Verify

Verification may be done after programming either one byte or a block of bytes. In either case a complete verify of the array will ensure reliable programming of the 87C51.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled.

ROM and EPROM Lock System

The program lock system, when programmed, protects the onboard program against software piracy.

The 80C51BH has a one level program lock system and a 64-byte encryption table. If program protection is desired, the user submits the encryption table with their code and both the lock bit and encryption array are programmed by the factory. The encryption array is not available without the lock bit. For the lock bit to be programmed, the user must submit an encryption table. The 87C51 has a 3-level program lock system and a 64-byte encryption array. Since this is an EPROM device, all locations are user-programmable. See Table 5.

Encryption Array

Within the EPROM array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 6 address lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in its original, unmodified form. For programming the Encryption Array, refer to Table 4 (Programming the EPROM).

When using the encryption array, one important factor needs to be considered. If a code byte has the value OFFH, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the contents of the encryption array. For this reason all unused code bytes should be programmed with some value other than 0FFH, and not all of them the same value. This will ensure maximum program protection.

Program Lock Bits

The 87C51 has 3 programmable lock bits that when programmed according to Table 5 will provide different levels of protection for the on-chip code and data.

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

Reading the Signature Bytes

The 87C51 and 80C51BH have 3 signature bytes in locations 30H, 31H, and 60H. To read these bytes follow the procedure for EPROM verify, but activate the control lines provided in Table 4 for Read Signature Byte.

Location	Device	Contents	
30H	All	89H	
31H	All	58H	
60H	87C51	51H	
	80C51BH	11H	

87C51/80C51BH/80C31BH

Erasure Characteristics (Windowed Devices Only)

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1's state.

Table 5. Program Lock Bits and the Features

	Program Lock Bits		Bits	Protection Type		
	LB1	LB2	LB3	Protection Type		
1	U	U	U	No program lock features enabled. (Code verify will still be encrypted by the encryption array if programmed.)		
2	Ρ	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the EPROM is disabled.		
3	Р	Р	U	Same as 2, also verify is disabled.		
4	Р	Р	Р	Same as 3, also external execution is disabled.		




EPROM PROGRAMMING, EPROM AND ROM VERIFICATION CHARACTERISTICS:

 $(T_A = 21^{\circ}C \text{ to } 27^{\circ}C, V_{CC} = 5V \pm 10\%, V_{SS} = 0V)$

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	12.5	13.0	V
Ipp	Programming Supply Current		75	mA
1/TCLCL	Oscillator Frequency	4	6	MHz
TAVGL	Address Setup to PROG Low	48TCLCL		
TGHAX	Address Hold After PROG	48TCLCL		
TDVGL	Data Setup to PROG Low	48TCLCL		
TGHDX	Data Hold After PROG	48TCLCL		
TEHSH	P2.7 (ENABLE) High to V _{PP}	48TCLCL		
TSHGL	V _{PP} Setup to PROG Low	10		μS
TGHSL	V _{PP} Hold After PROG	10		μs
TGLGH	PROG Width	90	110	μS
TAVQV	Address to Data Valid		48TCLCL	
TELQV	ENABLE Low to Data Valid		48TCLCL	
TEHQZ	Data Float After ENABLE	0	48TCLCL	
TGHGL	PROG High to PROG Low	10		μS

EPROM PROGRAMMING, EPROM AND ROM VERIFICATION WAVEFORMS



Thermal Impedance

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and applications. See the Intel Packaging Handbook (Order No. 240800) for a description of Intel's thermal impedance test methodology.

Device	θ_{JA}	θյς
87C51	45°C/W	16°C/W
BH	75℃/W	23°C/W
87C51	45°C/W	15°C/W
BH	36°C/W	13°C/W
All	46°C/W	16°C/W
All	98°C/W	24°C/W

DATA SHEET REVISION HISTORY

Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following differences exist between this datasheet (272335-004) and the previous version (272335-003):

1. Product prefix variables are now indicated with an x.

87C51/80C51BH/80C31BH

The following differences exist between this datasheet (272335-003) and the previous version (272335-002):

- 1. Removed 20 and 3 spec, replaced with 24 spec.
- 2. Added 24 spec.
- 3. 80C51BHP is replaced by 80C51BH with 64-byte encryption table submitted and lock bit 1 set.
- 4. 80C51BH/80C31BH are now having some additional features as 87C51.
- 5. Revised PRST value and I_{CC} idle values.
- 6. Added P3.3 control pin to programming and verification.
- 7. Added 80C51BH signature byte.

The following differences exist between the ``-002" and the ``-001" version of the 87C51/80C51BH/80C31BH datasheet.

1. Removed - L, I_{OL} = ± 10 mA from Float Waveforms figure.

2. Removed QP, QD and QN (commercial with extended burn-in) from Table 3. Prefix Identification.

 This data sheet (272335-001) replaces the following:

 80C51BH/80C31BH Express
 270218-003

 80C51BHP
 270603-004

 87C51/80C51BH/80C31BH
 270147-008

 87C51 Express
 270430-002

 87C51-20/-3
 272082-002